← Back to Patent Explorer
US5091341A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member

Assignee: Toshiba Corp
•
Filing: 1990-05-17
•
Granted: 1992-02-25
•
Expires: 2010-05-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of sealing a semiconductor device with resin includes the steps of coupling the tie bar of a lead frame to a heat sink; die bonding a semiconductor chip to the surface of the heat sink; wire bonding and electrically connecting the semiconductor chip to leads of the lead frame; placing the heat sink on the bottom surface of a cavity of a lower mold, putting an upper mold on the lower mold, and pressing down the coupling portion between the heat sink and lead frame toward the bottom surface by using a pressure member mounted on the upper mold; and injecting melted resin within the cavity defined by the upper and lower molds, and hardening the resin.

Inventors

  • 👤 Junichi Asada
  • 👤 Kenji Takahashi
  • 👤 Toshiharu Sakurai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 04:37
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W72/00; H10W72/50; H10W74/016; H10W74/10; H10W90/00; H10W90/701; H10W90/731; H10W90/737; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 133 words
A method of sealing a semiconductor device with resin comprising the steps of: preparing a lead frame having a tie bar and leads; coupling said tie bar of the lead frame onto a tie bar support section of a heat sink; die bonding a semiconductor chip to the surface of said heat sink; wire bonding for electrically connecting said semiconductor chip to leads of said lead frame; placing said heat sink on the bottom surface of a cavity of a lower mold, putting an upper mold on said lower mold, and pressing down the tie bar coupled to said heat sink toward said bottom surface by using a pressure member mounted on said upper mold; and injecting melted resin within the cavity defined by said upper and lower molds, and hardening said resin.
Claim 2
Independent Claim 133 words
A method of sealing a semiconductor device with resin comprising the steps of: preparing a lead frame having a tie bar and leads; coupling said tie bar of the lead frame onto a tie bar support section of a heat sink; die bonding a semiconductor chip to the surface of said heat sink; wire bonding for electrically connecting said semiconductor chip to leads of said lead frame; placing said heat sink on the bottom surface of a cavity of a lower mold, putting an upper mold on said lower mold, and pressing down the tie bar coupled to said heat sink toward said bottom surface by using a pressure member mounted on said upper mold; and injecting melted resin within the cavity defined by said upper and lower molds, and hardening said resin.
Claim 3
Dependent Claim 44 words
A method according to claim 1, wherein said pressing down of said heat sink toward the bottom surface of the cavity of said lower mold is carried out by inserting a rod type pressure member into a through hole formed in said upper mold.
Claim 4
Dependent Claim 44 words
A method according to claim 1, wherein said pressing down of said heat sink toward the bottom surface of the cavity of said lower mold is carried out by inserting a plate type pressure member into a through slit formed in said upper mold.
Claim 5
Dependent Claim 66 words
A method according to claim 1, wherein said heat sink is formed with a recess whose depth is substantially the same as the thickness of said semiconductor chip, and the thinner portion of said heat sink is used as the die bonding portion for the semiconductor chip and the thicker portion is used as the coupling portion with said tie bar portion of the lead frame.

References Cited (Backward Citations)

US3729573A Cited
JPS587322A Cited
US4470786A Cited
US4377548A Cited
JPS5963735A Cited
JPS5965437A Cited
US4626185A Cited
JPS61234536A Cited
US4823234A Cited
JPS63175435A Cited
US4954307A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-24 1995-08-26 1996-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-24 1999-08-26 2000-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-24 2003-08-26 2004-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag