← Back to Patent Explorer
US5090118A Expired / Lapsed US ⏱️ 0.0 years remaining

High performance test head and method of making

Assignee: Texas Instruments Inc
•
Filing: 1990-07-31
•
Granted: 1992-02-25
•
Expires: 2010-07-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high performance test head (18) communicates test signals between integrated circuit test pads and integrated circuit tester. Test head (18) comprises metal bumps (22) that electrically couple with test pads to communicate test signals between test pads and test circuitry. Planar foundation plate (30) provides structural support. Compliant material layer (26) associates with metal bumps (22) and compresses to assure positive contact between metal bumps (22) and test pads. Compliant material layer (26) is positioned between foundation plate (30) and metal bumps (22). Interconnection line (20) adjoins test head (18) to connect metal bumps (22) between test circuitry and integrated circuits. The present invention includes a method for high performance communication of test signals between test pads and test circuitry. The present invention further includes the method of applying semiconductor device fabrication techniques to produce a high performance test head (18).

Inventors

  • 👤 On-Kyong Kwon
  • 👤 Masashi Hashimoto
  • 👤 Satwinder Malhi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 00:14
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2886; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/073; G01R1/07307; G01R1/0735; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49147; Y10T29/49149; Y10T29/49155

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 108 words
A high performance test head for communicating test signals between a plurality of integrated circuit test pads and integrated circuit tester, comprising: a planar foundation transparent plate for providing structural support; a compressible and compliant material layer covering and at least partially in contact with said foundation plate, said compliant material layer including an upper surface; a ground plane below said upper surface and covered by said compliant material; interconnecting conductive metal lines in contact with said upper surface of said compliant material; and a plurality of metal bumps bonded to and selectively in electrical contact with said interconnecting lines for contacting test pads of an integrated circuit.
Claim 2
Dependent Claim 108 words
A high performance test head for communicating test signals between a plurality of integrated circuit test pads and integrated circuit tester, comprising: a planar foundation transparent plate for providing structural support; a compressible and compliant material layer covering and at least partially in contact with said foundation plate, said compliant material layer including an upper surface; a ground plane below said upper surface and covered by said compliant material; interconnecting conductive metal lines in contact with said upper surface of said compliant material; and a plurality of metal bumps bonded to and selectively in electrical contact with said interconnecting lines for contacting test pads of an integrated circuit.
Claim 3
Independent Claim 129 words
A method of fabricating a high performance test head for communicating test signals between a plurality of integrated circuit test pads and test circuitry, comprising the steps of: metallizing a structural support transparent wafer to form a metal ground plane; metal etching a window area within said ground plane material; spin-coating a compliant material layer over said structural support wafer and said ground plane; soft-curing said compliant material layer; hard-baking said compliant material layer; metallizing said compliant material layer to form thereon a conductive metal layer; patterning interconnection lines from said conductive metal layer; and forming a plurality of metal bumps on said compliant material layer, said metal bumps associated with said interconnection lines to permit association of said metal bumps with the test pads of the integrated circuit.
Claim 4
Independent Claim 129 words
A method of fabricating a high performance test head for communicating test signals between a plurality of integrated circuit test pads and test circuitry, comprising the steps of: metallizing a structural support transparent wafer to form a metal ground plane; metal etching a window area within said ground plane material; spin-coating a compliant material layer over said structural support wafer and said ground plane; soft-curing said compliant material layer; hard-baking said compliant material layer; metallizing said compliant material layer to form thereon a conductive metal layer; patterning interconnection lines from said conductive metal layer; and forming a plurality of metal bumps on said compliant material layer, said metal bumps associated with said interconnection lines to permit association of said metal bumps with the test pads of the integrated circuit.
Claim 5
Dependent Claim 37 words
The method of claim 2, further comprising the step of wet etching said compliant material layer to form a sloped periphery, thereby forming a layer conducive to metallizing said compliant material layer to form said interconnection lines.

References Cited (Backward Citations)

EP0230348A2 Cited
EP0294939A2 Cited
EP0361779A1 Cited
US4968589A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-24 1995-08-26 1996-02-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-24 1999-08-26 2000-02-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-24 2003-08-26 2004-02-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag