US5086017A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self aligned silicide process for gate/runner without extra masking
Assignee: Industrial Technology Research Institute
•
Filing: 1991-03-21
•
Granted: 1992-02-04
•
Expires: 2011-03-21
Abstract
Abstract A method is described for forming metal silicide contacts to polycrystalline silicon regions and nonmetal silicide contacts to monocrystalline silicon regions of an integrated circuit device. Polycrystalline silicon regions are formed and pattered. A dielectric masking layer is formed over the polycrystalline and monocrystalline silicon regions. The surfaces of the masking layer are covered and the irregularities of the surfaces filled with an organic material to thereby planarize the surfaces. The organic material is blanket etched until the masking layer which covers the polycrystalline silicon regions is exposed and allowing the masking layer which covers the monocrystalline silicon regions to remain covered with organic material. The exposed masking layer is removed from the polycrystalline regions. The remaining organic material is removed. A layer of metal film is blanket deposited over the wafer. The metal silicide contacts to polycrystalline regions are formed. An insulating layer is formed over the surface of the structure. Openings are made in the insulating layer to the monocrystalline regions and the silicide layer on top of the polycrystalline silicon regions. Nonmetal silicide contacts, such as aluminum or tungsten with or without a barrier metal are made to the monocrystalline regions.
Inventors
- 👤 Chih-Yuan Lu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:25
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/0131; H10W20/063; Y; Y10; Y10S; Y10S148/00; Y10S148/141
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
185 words
A method of forming a metal silicide contacts to polycrystalline silicon regions and contacts which are not metal silicides to monocrystalline silicon regions of an integrated circuit device comprising: forming and patterning said polycrystalline silicon regions; providing openings to said monocrystalline silicon regions; forming an masking layer over said polycrystalline and monocrystalline silicon regions; covering the surfaces of said masking layer and filling the irregularities of the said surfaces with an organic material to thereby planarize the surfaces; blanket etching the said organic material until the said masking layer which covers the said polycrystalline silicon regions is exposed and allowing the said masking layer which covers the said monocrystalline silicon regions to remain covered with said organic material; removing the exposed said masking layer from the polycrystalline regions; removing the remaining said organic material; forming said metal silicide contacts to said polycrystalline regions; forming an insulating layer over the surface of the structure; making openings in said insulating layer to said monocrystalline regions and the top of said polycrystalline silicon regions; and forming contacts which are not metal silicides to said monocrystalline and polycrystalline regions.
Claim 2
Independent Claim
185 words
A method of forming a metal silicide contacts to polycrystalline silicon regions and contacts which are not metal silicides to monocrystalline silicon regions of an integrated circuit device comprising: forming and patterning said polycrystalline silicon regions; providing openings to said monocrystalline silicon regions; forming an masking layer over said polycrystalline and monocrystalline silicon regions; covering the surfaces of said masking layer and filling the irregularities of the said surfaces with an organic material to thereby planarize the surfaces; blanket etching the said organic material until the said masking layer which covers the said polycrystalline silicon regions is exposed and allowing the said masking layer which covers the said monocrystalline silicon regions to remain covered with said organic material; removing the exposed said masking layer from the polycrystalline regions; removing the remaining said organic material; forming said metal silicide contacts to said polycrystalline regions; forming an insulating layer over the surface of the structure; making openings in said insulating layer to said monocrystalline regions and the top of said polycrystalline silicon regions; and forming contacts which are not metal silicides to said monocrystalline and polycrystalline regions.
Claim 3
Dependent Claim
20 words
The method of claim 1 wherein the said polycrystalline regions are highly conductive and include gate electrodes and conductive runners.
Claim 4
Dependent Claim
12 words
The method of claim 1 wherein said masking layer is silicon oxide.
Claim 5
Dependent Claim
14 words
The method of claim 1 wherein said organic material is composed of a photoresist.
Claim 6
Dependent Claim
14 words
The method of claim 1 wherein said organic material is composed of a polyimide.
Claim 7
Dependent Claim
27 words
The method of claim 1 wherein said metal silicide is composed of a metal from the group consisting of titanium, cobalt, tantalum, molybdenum, tungsten, palladium and platinum.
Claim 8
Dependent Claim
16 words
The method of claim 1 wherein the said insulating layer is composed of a borophosphosilicate glass.
Claim 9
Dependent Claim
24 words
The method of claim 1 wherein the said contacts which are not metal silicides to said monocrystalline regions is a barrier layer and aluminium.
Claim 10
Dependent Claim
14 words
The method of claim 8 wherein the said monocrystalline silicon regions are source/drain regions.
Claim 11
Dependent Claim
15 words
The method of claim 8 wherein the said monocrystalline silicon regions are bipolar transistor regions.
Claim 12
Dependent Claim
16 words
The method of claim 9 wherein the said polycrystalline silicon regions include highly conductive gate electrodes.
Claim 13
Dependent Claim
16 words
The method of claim 11 wherein the said polycrystalline silicon regions additionally include highly conductive runners.
Claim 14
Dependent Claim
14 words
The method of claim 10 wherein the polycrystalline silicon regions include highly conductive runners.
Claim 15
Dependent Claim
49 words
The method of claim 6 wherein said metal silicide contacts are formed by depositing the metal upon the said polycrystalline silicon regions and the resulting structure is heated until the desired said metal silicide is formed by reaction with the polycrystalline silicon at the surface of said polycrystalline regions.
References Cited (Backward Citations)
US4622735A
Cited
US4545116A
Cited
US4822754A
Cited
US4575920A
Cited
US4795722A
Cited
US4755478A
Cited
US4965226A
Cited
JPH01105532A
Cited
US4914500A
Cited
US5023204A
Cited
US4859278A
Cited
JPH02103954A
Cited
US4933297A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-02-03 | 1995-08-05 | 1996-02-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-02-03 | 1999-08-05 | 2000-02-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-02-03 | 2003-08-05 | 2004-02-04 | $7700.00 | Window Closed / Lapsed |