Patent US5084836A successfully refreshed from Google Patents.
US5084836A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel signal processing system
Assignee: KDDI Corp
•
Filing: 1989-07-26
•
Granted: 1992-01-28
•
Expires: 2009-07-26
Abstract
Abstract A plurality of processor units (6a . . .6n), and a single host processor (4) coupled with the processor units (6a . . .6n) through transparent memories (10a . . . 10n) are provided for reading out results of parallel processing by the processor units. Each of the transparent memories (10a . . .10n) has a first bus (11a, 11b) for coupling processors (1a . . .1n) with memories (2a . . .2n) in the processor units (6a . . .6n), a second bus 12a, 12b) for coupling adjacent processor units, a first switch (13a, 13b, 14a, 14b) for switching the first bus, and the second bus, and a second switch (16) for switching direction of the second bus. The host processor (4) switches the first switch and the second switch, and accesses all the memories (2a . . .2n) simultaneously, and reads out those memories (2a . . .2n) simultaneously.
Inventors
- 👤 Hirohisa Yamaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 22:09
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
186 words
A parallel signal processing system comprising: a) a plurality of processor units parallely connected, each processor unit having 1) a processor for processing one subsignal of a signal which is divided to a plurality of sub-signals, 2) a memory coupled with said processor through a third bus, said memory for storing said subsignals processed by said processor, and 3) a memory unit including i) a first bus coupling said processor with said memory, ii) a second bus for coupling adjacent processor units in parallel, iii) a first switch, connected to said first and second buses, for switching input and output directions of said first bus and said second bus, and iv) a second switch, connected to said second bus, for switching input and output directions of said second bus; and b) a host processor, coupled to said second bus, for controlling said plurality of processor units, said host processor simultaneously reading out said subsignals which are processed by said plurality of processor units in parallel, wherein said memories of said plurality of processor units are simultaneously read out by the host processor through said memory unit.
Claim 2
Dependent Claim
186 words
A parallel signal processing system comprising: a) a plurality of processor units parallely connected, each processor unit having 1) a processor for processing one subsignal of a signal which is divided to a plurality of sub-signals, 2) a memory coupled with said processor through a third bus, said memory for storing said subsignals processed by said processor, and 3) a memory unit including i) a first bus coupling said processor with said memory, ii) a second bus for coupling adjacent processor units in parallel, iii) a first switch, connected to said first and second buses, for switching input and output directions of said first bus and said second bus, and iv) a second switch, connected to said second bus, for switching input and output directions of said second bus; and b) a host processor, coupled to said second bus, for controlling said plurality of processor units, said host processor simultaneously reading out said subsignals which are processed by said plurality of processor units in parallel, wherein said memories of said plurality of processor units are simultaneously read out by the host processor through said memory unit.
Claim 3
Dependent Claim
43 words
A parallel signal processing system according to claim 1, wherein outputs of said plurality of memories of said plurality of processor units are applied to the host processor through a logic OR circuit, an input of which is an output of each memory.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-01-27 | 1995-07-29 | 1996-01-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-01-27 | 1999-07-29 | 2000-01-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-01-27 | 2003-07-29 | 2004-01-28 | $7700.00 | Window Closed / Lapsed |