Patent US2230178A successfully refreshed from Google Patents.
Patent US5081619A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5081619A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signal multiplex communication system having signal path monitoring function

Assignee: Hitachi Ltd
•
Filing: 1989-11-09
•
Granted: 1992-01-14
•
Expires: 2009-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a digital signal multiplex and communication system having monitoring function of the signal path. The digital path monitoring method according to the present invention comprises step of counting "1"s included in information bits sandwiched by two stuff pulses for each lower-rate signal before multiplexing a plurality of lower-rate signals into one higher-rate signal, step of inserting a parity bit corresponding to the number of "1"s obtained as a result of the connecting step into the latter stuff pulse insertion position of the lower-rate signal which appears just after the counting, step of multiplexing the lower-rate signals with the parity bits inserted, step of transmitting the higher-rate signal obtained as a result of the multiplexing step, step of demultiplexing the higher-rate signal into a plurality of lower-rate signals, step of counting, for each of the lower-rate signals obtained as a result of the demultiplexing step, "1"s included in a information bits sandwiched by two parity bits which are adjacent, step of checking the number of "1"s thus connected with the parity bit which appears just after the counting, and step of judging if the digital path is normal of abnormal on the basis of the result of the checking step.

Inventors

  • 👤 Yoichi Nagata

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 09:22
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/004; H04L1/0056; H04L1/0061; H04L1/0063; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/07; H04J3/073; H04J3/14; H04L1/22

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 195 words
A digital communication system having active and standby multiplexers both on the sending side and the receiving side, comprising: each multiplexer comprising: means for counting "1"s included in information bits sandwiched by two stuff pulses for each lower-rate signal; means for inserting a parity bit corresponding to the number of "1"s derived by said counting means into the latter stuff pulse insertion position which appears just after the counting; means for multiplexing lower-rate signals with said parity bits inserted into a higher-rate signal; means for demultiplexing the higher-rate into lower-rate signals; means for counting "1"s included in information bits sandwiched by two stuff pulses for each lower-rate signal derived by said demultiplexing means; means for checking the number of "1"s thus counted with the parity bit which appears just after the counting; and means for analyzing the check result and for generating an alarm signal, when the mismatch frequency between the number of "1"s and the parity presentation exceeds a threshold; a standby multiplexer being set up in parallel with an active one; and means for switching signal lines from the active multiplexer to the standby one and vice versa, according to said alarm signal.
Claim 2
Dependent Claim 195 words
A digital communication system having active and standby multiplexers both on the sending side and the receiving side, comprising: each multiplexer comprising: means for counting "1"s included in information bits sandwiched by two stuff pulses for each lower-rate signal; means for inserting a parity bit corresponding to the number of "1"s derived by said counting means into the latter stuff pulse insertion position which appears just after the counting; means for multiplexing lower-rate signals with said parity bits inserted into a higher-rate signal; means for demultiplexing the higher-rate into lower-rate signals; means for counting "1"s included in information bits sandwiched by two stuff pulses for each lower-rate signal derived by said demultiplexing means; means for checking the number of "1"s thus counted with the parity bit which appears just after the counting; and means for analyzing the check result and for generating an alarm signal, when the mismatch frequency between the number of "1"s and the parity presentation exceeds a threshold; a standby multiplexer being set up in parallel with an active one; and means for switching signal lines from the active multiplexer to the standby one and vice versa, according to said alarm signal.
Claim 3
Dependent Claim 133 words
A digital communication system according to claim 1, further comprising: a unipolar-bipolar converting section for converting unipolar signals to bipolar signals; means for detecting output signal interruption of the unipolar-bipolar converting section and for generating an alarm signal; a bipolar-unipolar converting section for converting bipolar signals to unipolar signals; means for detecting input signal interruption of the bipolar-unipolar converting section, for inputting a branch bipolar output signal of said unipolar-bipolar converting section in the opposite direction into the unipolar-bipolar converting section to perform a test, and for generating an alarm upon detecting the input signal interruption again in the unipolar-bipolar converting section as a result of the test; and means for signal line connection switching from the active multiplexer to the standby multiplexer and vice versa in response to any of said alarms.
Claim 4
Dependent Claim 18 words
A stuff multiplexer according to claim 1, further comprising means for adding parity bits for a higher-rate signal.
Claim 5
Dependent Claim 34 words
A stuff multiplexer according to claim 3, further comprising a frame alignment circuit having a parity check function for the received higher-rate signal and for generating an alarm signal upon detecting a parity mismatch.

References Cited (Backward Citations)

US4053715A Cited
US4393493A Cited
US4744082A Cited
US4479142A Cited
US4888768A Cited
US4964122A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-01-13 1995-07-15 1996-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-01-13 1999-07-15 2000-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-01-13 2003-07-15 2004-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag