← Back to Patent Explorer
US5072197A Expired / Lapsed US ⏱️ 0.0 years remaining

Ring oscillator circuit having improved frequency stability with respect to temperature, supply voltage, and semiconductor process variations

Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1991-01-03
•
Granted: 1991-12-10
•
Expires: 2011-01-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A compensation circuit (14) for a ring oscillator (12) having an odd plurality of series-connected CMOS inverter stages includes first and second P-channel transistors and a resistor. The first transistor (32) has a source coupled to VDD and a gate coupled to ground. The resistor (34) is coupled between the drain of the first transistor and ground. The second transistor (36) has a source coupled to VDD, a gate coupled to the drain of the first transistor, and a drain coupled to a supply node of each of the inverter stages of the ring oscillator for providing a supply voltage that is compensated with respect to voltage, temperature, and semiconductor processing variables. In operation, the conductivity of the first transistor inversely controls the conductivity of the second transistor that supplies a compensated power to the inverter stages. The compensated power controls the conductivity of the transistors in the ring oscillator and the corresponding frequency of oscillation.

Inventors

  • 👤 Daryl E. Anderson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 17:55
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/354; H03K3/01; H03K3/011; H03K3/027; H03K3/03; H03K3/0315; H03L; H03L1/00

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 170 words
A compensation circuit for stabilizing the frequency of a ring oscillator of the type having an odd plurality of series-connected inverter stages wherein an output of a last inverter stage is coupled to an input of a first inverter stage, each inverter stage having a supply node for receiving a supply voltage, the compensation circuit comprising: an intermediate supply node coupled to the supply nodes of each of the inverters; a first transistor having a first current electrode coupled to a first source of supply voltage (VDD), a second current electrode, and a control electrode coupled to a second source of supply voltage (ground); a resistor coupled between the second current electrode of the first transistor and the second source of supply voltage; and a second transistor having a first current electrode coupled to the first source of supply voltage, a control electrode coupled to the second current electrode of the first transistor, and a second current electrode coupled to the intermediate supply node for providing a compensated supply voltage.
Claim 2
Dependent Claim 170 words
A compensation circuit for stabilizing the frequency of a ring oscillator of the type having an odd plurality of series-connected inverter stages wherein an output of a last inverter stage is coupled to an input of a first inverter stage, each inverter stage having a supply node for receiving a supply voltage, the compensation circuit comprising: an intermediate supply node coupled to the supply nodes of each of the inverters; a first transistor having a first current electrode coupled to a first source of supply voltage (VDD), a second current electrode, and a control electrode coupled to a second source of supply voltage (ground); a resistor coupled between the second current electrode of the first transistor and the second source of supply voltage; and a second transistor having a first current electrode coupled to the first source of supply voltage, a control electrode coupled to the second current electrode of the first transistor, and a second current electrode coupled to the intermediate supply node for providing a compensated supply voltage.
Claim 3
Dependent Claim 15 words
A compensation circuit as in claim 1 in which the resistor comprises an N-type island.
Claim 4
Dependent Claim 17 words
A compensation circuit as in claim I in which the resistor comprises a trimmed thin film resistor.
Claim 5
Dependent Claim 32 words
A compensation circuit as in claim 1 in which the ring oscillator and the first and second transistors are fabricated on an integrated circuit, and the resistor comprises an external precision resistor.
Claim 6
Dependent Claim 23 words
A compensation circuit as in claim 1 in which the size of the second transistor is proportional to the number of inverter stages.
Claim 7
Dependent Claim 125 words
A frequency stabilized CMOS ring oscillator comprising: a ring oscillator having an odd plurality of CMOS inverter stages, each inverter stage having a P-channel transistor and an N-channel transistor, a first supply node coupled to an intermediate node, and a second supply node coupled to ground; and a compensation circuit coupled between a source of constant supply voltage (VDD) and the intermediate node, the compensation circuit including: a P-channel transistor having a gate, a source coupled to a source of constant supply voltage, and a drain coupled to the intermediate node; and means coupled to the gate of the P-channel transistor for inversely controlling the conductivity of the P-channel transistor with respect to the conductivity of the P-channel transistor in each of the inverter stages.
Claim 8
Dependent Claim 125 words
A frequency stabilized CMOS ring oscillator comprising: a ring oscillator having an odd plurality of CMOS inverter stages, each inverter stage having a P-channel transistor and an N-channel transistor, a first supply node coupled to an intermediate node, and a second supply node coupled to ground; and a compensation circuit coupled between a source of constant supply voltage (VDD) and the intermediate node, the compensation circuit including: a P-channel transistor having a gate, a source coupled to a source of constant supply voltage, and a drain coupled to the intermediate node; and means coupled to the gate of the P-channel transistor for inversely controlling the conductivity of the P-channel transistor with respect to the conductivity of the P-channel transistor in each of the inverter stages.
Claim 9
Dependent Claim 61 words
A frequency stabilized CMOS ring oscillator as in claim 6 in which the means for inversely controlling the conductivity of the P-channel transistor comprises: a second P-channel transistor having a source coupled to the source of constant supply voltage, a gate coupled to ground, and a drain; and a resistor coupled between the drain of the second P-channel transistor and ground.
Claim 10
Dependent Claim 89 words
In a CMOS ring oscillator having an odd plurality of complementary P-channel, N-channel transistor inverter stages coupled to an intermediate circuit node and an output for providing an oscillating signal operating at a nominal frequency, a method for compensating the frequency of oscillation, the method comprising: coupling a first P-channel transistor between a source of constant supply voltage (VDD) and the intermediate circuit node; inversely controlling the conductivity of the first P-channel transistor with respect to the conductivity of the P-channel transistor in each of the CMOS inverter stages.
Claim 11
Dependent Claim 89 words
In a CMOS ring oscillator having an odd plurality of complementary P-channel, N-channel transistor inverter stages coupled to an intermediate circuit node and an output for providing an oscillating signal operating at a nominal frequency, a method for compensating the frequency of oscillation, the method comprising: coupling a first P-channel transistor between a source of constant supply voltage (VDD) and the intermediate circuit node; inversely controlling the conductivity of the first P-channel transistor with respect to the conductivity of the P-channel transistor in each of the CMOS inverter stages.
Claim 12
Dependent Claim 52 words
The compensation method of claim 8 including the step of coupling a series-connected second P-channel transistor and resistor between the source of constant supply voltage (VDD) and ground to form a control voltage at a junction between the second transistor and the resistor to control the conductivity of the first P-channel transistor.
Claim 13
Dependent Claim 27 words
The compensation method of claim 8 including the step of sizing the first P-channel transistor to provide a sufficient current flow to each of the inverter stages.

References Cited (Backward Citations)

US3978431A Cited
US4094137A Cited
US4205518A Cited
US4259715A Cited
US4337529A Cited
US4358728A Cited
US4443116A Cited
US4519086A Cited
US4547749A Cited
US4710648A Cited
US4559616A Cited
US4714901A Cited
US4789976A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-12-09 1995-06-10 1995-12-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-12-09 1999-06-10 1999-12-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-12-09 2003-06-10 2003-12-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag