Patent US5068549A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5068549A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor integrated circuit apparatus having programmable logic device

Assignee: Toshiba Corp
•
Filing: 1990-11-16
•
Granted: 1991-11-26
•
Expires: 2010-11-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract According to this invention, there is disclosed a semiconductor integrated circuit apparatus having a programmable logic gate wherein whether an opening for connecting a metal wire in a programming region is present or absent is determined in a manufacturing step by determining the content of a program in the programming region, and the program is performed by determining whether a programming element is connected to the metal wire through the opening or not.

Inventors

  • 👤 Hiroshi Iwasaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 10:08
CPC Classifications
H; H10; H10B; H10B20/00; H10B20/20; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/853

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 84 words
A semiconductor integrated circuit apparatus comprising: a programming region having an AND region and an OR region, wherein said AND region and said OR region are programmed, whether an opening for connecting a metal wire in said programming region is present or absent is determined in a manufacturing step in accordance with a content of a program performed in said programming region, and the program is performed by determining whether a programming element is connected to said metal wire through said opening or not.
Claim 2
Dependent Claim 84 words
A semiconductor integrated circuit apparatus comprising: a programming region having an AND region and an OR region, wherein said AND region and said OR region are programmed, whether an opening for connecting a metal wire in said programming region is present or absent is determined in a manufacturing step in accordance with a content of a program performed in said programming region, and the program is performed by determining whether a programming element is connected to said metal wire through said opening or not.
Claim 3
Dependent Claim 22 words
An apparatus according to claim 1, wherein said opening for connecting said metal wire is a through hole of a multi-layered wiring.
Claim 4
Dependent Claim 31 words
An apparatus according to claim 1, wherein said through hole of said multi-layered wiring is a through hole for connecting a first metal wiring layer to a second metal wiring layer.
Claim 5
Dependent Claim 30 words
An apparatus according to claim 1, wherein said opening for connecting said metal wire is a contact hole for connecting metal wires to some of devices except for metal wires.
Claim 6
Dependent Claim 23 words
An apparatus according to claim 1, wherein said programming element is a metal Schottky field effect transistor formed on a gallium arsenide substrate.
Claim 7
Dependent Claim 98 words
A semiconductor integrated circuit apparatus on which a programmable logic gate is formed, comprising: a programming region having an AND region and an OR region, wherein a pattern of said OR region is fixed, programming is performed in said AND region, whether an opening for connecting a metal wire in said programming region is present or absent is determined in a manufacturing step in accordance with a content of a program performed in said programming region, and the program is performed by determining whether a programming element is connected to said metal wire through said opening or not.
Claim 8
Dependent Claim 98 words
A semiconductor integrated circuit apparatus on which a programmable logic gate is formed, comprising: a programming region having an AND region and an OR region, wherein a pattern of said OR region is fixed, programming is performed in said AND region, whether an opening for connecting a metal wire in said programming region is present or absent is determined in a manufacturing step in accordance with a content of a program performed in said programming region, and the program is performed by determining whether a programming element is connected to said metal wire through said opening or not.
Claim 9
Dependent Claim 22 words
An apparatus according to claim 6, wherein said opening for connecting said metal wire is a through hole of a multi-layered wiring.
Claim 10
Dependent Claim 31 words
An apparatus according to claim 6, wherein said through hole of said multi-layered wiring is a through hole for connecting a first metal wiring layer to a second metal wiring layer.
Claim 11
Dependent Claim 30 words
An apparatus according to claim 6, wherein said opening for connecting said metal wire is a contact hole for connecting metal wires to some of devices except for metal wires.
Claim 12
Dependent Claim 23 words
An apparatus according to claim 6, wherein said programming element is a metal Schottky field effect transistor formed on a gallium arsenide substrate.

References Cited (Backward Citations)

US4652777A Cited
US4703206A Cited
US5015886A Cited
US4937465A Cited
US4975602A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-25 1995-05-27 1995-11-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-25 1999-05-27 1999-11-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-25 2003-05-27 2003-11-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag