← Back to Patent Explorer
US5067140A Expired / Lapsed US ⏱️ 0.0 years remaining

Conversion of analog signal into i and q digital signals with enhanced image rejection

Assignee: Titan Linkabit Corp
•
Filing: 1989-08-16
•
Granted: 1991-11-19
•
Expires: 2009-08-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system utilizing bandpass sampling for converting an analog input signal A·sin ((ω o +ω s )t+φ)) into (I) in-phase and a (Q) quadrature-phase digital signals for digital signal processing, in which image rejection is enhanced. ω s is the baseband frequency, ω o is the IF center frequency, and φ is the phase of the analog input signal. A sequence of digital signal samples obtained by bandpass sampling is processed to derive either the I digital signal or the Q digital signal as a first digital output signal from a first series of alternate samples and to derive the other of the I and Q digital signals as a second digital output signal by computing the average of the absolute values of alternate samples that immediately precede and follow the samples of the first series. In accordance with this processing scheme, there is no phase error, but instead an amplitude error in each I/Q pair equal to the value of cos ω s τ; and the image rejection becomes: ##EQU1## For an UHF receiver with 25 KHz wide channels, the maximum baseband frequency is 12.5 KHz. When sampled at f=4 MHz, the image rejection is 80 dB.

Inventors

  • 👤 Fritz K. Weinert

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 12:13
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/0008

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 209 words
A system for converting an analog signal into (I) in-phase and a (Q) quadrature-phase digital signals, comprising means for converting an analog input signal A·sin ((ω o +ω s )t+φ)) at a sampling rate of f=1/τ=4 f o /(4 m+2 a-1), wherein m is 0, 1, 2, . . . ; and a is either 0 or 1, to provide a sequence of digital signal samples: S.sub.0 =A·sin φ, S.sub.1 =A·cos (ω.sub.s τ+φ), S.sub.2 =-A·sin (ω.sub.s ·2τ+φ), S.sub.3 =-A·cos (ω.sub.s ·3τ+φ), S.sub.4 =A·sin (ω.sub.s ·4τ+φ), S.sub.5 =A·cos (ω.sub.s ·5τ+φ), S.sub.6 =-A·sin (ω.sub.s ·6τ+φ), . . . ; wherein ω s is the baseband frequency, ω o is the IF center frequency, and φ is the phase of the analog input signal; and means for processing said sequence of digital signal samples to derive either an I digital signal or a Q digital signal as a first digital output signal from a first series of alternate samples and to derive the other of the I and Q digital signals as a second digital output signal by computing the average of the absolute values of alternate samples that immediately precede and follow the samples of the first series, with the sign depending on the sampling mode (i.e. whether a=0 or a=1).
Claim 2
Independent Claim 209 words
A system for converting an analog signal into (I) in-phase and a (Q) quadrature-phase digital signals, comprising means for converting an analog input signal A·sin ((ω o +ω s )t+φ)) at a sampling rate of f=1/τ=4 f o /(4 m+2 a-1), wherein m is 0, 1, 2, . . . ; and a is either 0 or 1, to provide a sequence of digital signal samples: S.sub.0 =A·sin φ, S.sub.1 =A·cos (ω.sub.s τ+φ), S.sub.2 =-A·sin (ω.sub.s ·2τ+φ), S.sub.3 =-A·cos (ω.sub.s ·3τ+φ), S.sub.4 =A·sin (ω.sub.s ·4τ+φ), S.sub.5 =A·cos (ω.sub.s ·5τ+φ), S.sub.6 =-A·sin (ω.sub.s ·6τ+φ), . . . ; wherein ω s is the baseband frequency, ω o is the IF center frequency, and φ is the phase of the analog input signal; and means for processing said sequence of digital signal samples to derive either an I digital signal or a Q digital signal as a first digital output signal from a first series of alternate samples and to derive the other of the I and Q digital signals as a second digital output signal by computing the average of the absolute values of alternate samples that immediately precede and follow the samples of the first series, with the sign depending on the sampling mode (i.e. whether a=0 or a=1).
Claim 3
Dependent Claim 42 words
A system according to claim 1, wherein the processing means are adapted for processing said digital signal samples to provide a sequence of in-phase digital signals, I.sub.1 =S.sub.1, I.sub.2 =-S.sub.3, and I.sub.3 =S.sub.5 ; and a sequence of quadrature-phase digital signals, ##EQU9##
Claim 4
Dependent Claim 51 words
A system according to claim 1, wherein the processing means are adapted for processing said digital signal samples to provide a sequence of in-phase digital signals, ##EQU10## and a sequence of quadrature-phase digital signals, Q 1 , Q 2 , Q 3 , is Q.sub.1 =S.sub.1, Q.sub.2 =-S.sub.3, and Q.sub.3 =S.sub.5.

References Cited (Backward Citations)

US3699321A Cited
US3727136A Cited
US3947768A Cited
US4011438A Cited
US4253186A Cited
US4262360A Cited
US4570126A Cited
US4594725A Cited
US4709374A Cited
US4759037A Cited
US4759039A Cited
US4910469A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-18 1995-05-20 1995-11-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-18 1999-05-20 1999-11-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-18 2003-05-20 2003-11-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag