Patent FR1121093A successfully refreshed from Google Patents.
Patent US5066996A successfully refreshed from Google Patents.
US5066996A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Channelless gate array with a shared bipolar transistor
Assignee: Toshiba Corp
•
Filing: 1991-04-15
•
Granted: 1991-11-19
•
Expires: 2011-04-15
Abstract
Abstract A semiconductor device is disclosed having a channelless gate array. A plurality of standard cells are formed on a gate array chip such that one of the standard cells is formed relative to the adjacent standard cell with a bipolar transistor and resistor shared, as a BiCMOS logic gate, by the mutually adjacent standard cells at one end.
Inventors
- 👤 Hiroyuki Hara
- 👤 Yasuhiro Sugimoto
- 👤 Tetsu Nagamatsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 12:35
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K19/173; H03K19/1733; H03K19/1735; H10D84/996
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
111 words
A semiconductor device having a channelless gate array, comprising: a gate array chip; and a plurality of standard cell rows disposed on said gate array chip such that no space exists between adjacent standard cell rows; each of said plurality of standard cell rows including a plurality of adjacent standard cells; each of said plurality of standard cells including a plurality of P-type and N-type MOS transistors, one bipolar transistor and one or more resistors; wherein said one bipolar transistor and said one or more resistors of each standard cell are shared by an adjacent standard cell to provide BiCMOS logic gates in each of said plurality of standard cell rows.
Claim 2
Dependent Claim
111 words
A semiconductor device having a channelless gate array, comprising: a gate array chip; and a plurality of standard cell rows disposed on said gate array chip such that no space exists between adjacent standard cell rows; each of said plurality of standard cell rows including a plurality of adjacent standard cells; each of said plurality of standard cells including a plurality of P-type and N-type MOS transistors, one bipolar transistor and one or more resistors; wherein said one bipolar transistor and said one or more resistors of each standard cell are shared by an adjacent standard cell to provide BiCMOS logic gates in each of said plurality of standard cell rows.
Claim 3
Dependent Claim
46 words
The semiconductor device according to claim 1, wherein each BiCMOS logic gate includes a two-input BiCMOS NAND gate, wherein the lengths of said one or more resistors shared between adjacent standard cells are varied to provide a proper resistive value suitable for each BiCMOS NAND gate.
Claim 4
Dependent Claim
26 words
The semiconductor device according to claim 1, wherein said plurality of P-type and N-type MOS transistors include four P-type MOS transistors and four N-type MOS transistors.
Claim 5
Dependent Claim
30 words
The semiconductor device according to claim 1, wherein each BiCMOS logic gate includes two-input BiCMOS NAND gates and four P-type and four N-type MOS transistors formed on said standard cells.
Claim 6
Dependent Claim
46 words
The semiconductor device according to claim 1, wherein each BiCMOS logic gate includes a fur-input BiCMOS NOR gate, wherein the lengths of said one or more resistors shared between adjacent standard cells are varied to provide a proper resistive value suitable for each BiCMOS NOR gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-18 | 1995-05-20 | 1995-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-18 | 1999-05-20 | 1999-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-18 | 2003-05-20 | 2003-11-19 | $7700.00 | Window Closed / Lapsed |