Patent US5066611A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5066611A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for improving step coverage of a metallization layer on an integrated circuit by use of molybdenum as an anti-reflective coating

Assignee: Micron Technology Inc
•
Filing: 1990-08-31
•
Granted: 1991-11-19
•
Expires: 2010-08-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for improving step coverage of metallization layers of an aluminum alloy on an integrated circuit involves use of a deposited layer of molybdenum as an anti-reflective coating to increase the efficient use of laser energy for planarization purposes where the underlying aluminum alloy covers a step, such as an open contact hole or via.

Inventors

  • 👤 Chang Yu

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 21:02
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/062; H10P; H10P95/00; H10P95/04

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 171 words
A method for improving step coverage of a metallization layer comprising an aluminum alloy or other low boiling point or high optical reflectivity metal on an integrated circuit during production of micron/submicron geometry contacts, surface recesses, and/or contact vias, comprising the following sequential steps: depositing a layer of electrically conductive metal over an integrated circuit assembly; depositing a layer of molybdenum over the conductive metal; and subjecting the resulting laminate to laser planarization at a fluence level sufficient to melt the underlying conductive metal while using the layer of molybdenum as an anti-reflective coating, thereby widening the planarization process window by the resulting increase in efficient use of laser energy by absorption of such energy into the underlying conductive metal to melt the conductive metal and a lowering of the via-fill limit, attributable to a combination of the reflective properties of molybdenum, as well as its resistance to oxidation, thermal conductivity and specific heat, without a proportional lowering of the ablation limit, which is attributable to the evaporation temperature of molybdenum.
Claim 2
Independent Claim 171 words
A method for improving step coverage of a metallization layer comprising an aluminum alloy or other low boiling point or high optical reflectivity metal on an integrated circuit during production of micron/submicron geometry contacts, surface recesses, and/or contact vias, comprising the following sequential steps: depositing a layer of electrically conductive metal over an integrated circuit assembly; depositing a layer of molybdenum over the conductive metal; and subjecting the resulting laminate to laser planarization at a fluence level sufficient to melt the underlying conductive metal while using the layer of molybdenum as an anti-reflective coating, thereby widening the planarization process window by the resulting increase in efficient use of laser energy by absorption of such energy into the underlying conductive metal to melt the conductive metal and a lowering of the via-fill limit, attributable to a combination of the reflective properties of molybdenum, as well as its resistance to oxidation, thermal conductivity and specific heat, without a proportional lowering of the ablation limit, which is attributable to the evaporation temperature of molybdenum.
Claim 3
Dependent Claim 12 words
The method of claim 1 wherein the molybdenum is deposited by sputtering.
Claim 4
Dependent Claim 14 words
The method of claim 1 wherein the molybdenum is deposited by chemical vapor deposition.
Claim 5
Dependent Claim 21 words
The method of claim 1, further including the following additional sequential step: removing the remaining molybdenum after the laser planarization step.
Claim 6
Dependent Claim 13 words
The method of claim 1 wherein the conductive metal is an aluminum alloy.
Claim 7
Dependent Claim 37 words
The method of claim 1, further including the following additional step: depositing a layer of barrier metal upon the exposed outer surface of the integrated circuit prior to the depositing of the layer of electrically conductive metal.

References Cited (Backward Citations)

JPS54150080A Cited
JPS57198632A Cited
US4800179A Cited
US4758533A Cited
JPH01303404A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-18 1995-05-20 1995-11-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-18 1999-05-20 1999-11-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-18 2003-05-20 2003-11-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag