US5065091A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device testing
Assignee: Mitsubishi Electric Corp
•
Filing: 1990-03-05
•
Granted: 1991-11-12
•
Expires: 2010-03-05
Abstract
Abstract A substrate voltage generating circuit is provided on a semiconductor substrate, and the substrate voltage generating circuit generates a voltage to be applied to the semiconductor substrate. A value of the voltage generated by the substrate voltage generating circuit is changed corresponding to a switching of an operational mode of a semiconductor integrated circuit device from a normal mode to a test mode. Thus, operational characteristics of the semiconductor integrated circuit device in a test mode is changed, so that defective products can be detected in a simple short time test.
Inventors
- 👤 Youichi Tobita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 13:24
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2884; G01R31/317; G01R31/31701
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
138 words
A semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising: substrate voltage generating means for generating a voltage to be applied to said semiconductor substrate, and a value of said generated voltage changing in response to at least an operational mode of said semiconductor integrated circuit device being switched from a normal mode to a test mode, external terminals for inputting signals for operating said semiconductor integrated circuit device in said normal mode or said test mode, and test signal generating means for generating a test signal in response to an application of said signals, of a different state than that for said normal mode, for operating said semiconductor integrated circuit device in said test mode, wherein voltage generated by said substrate voltage generating means is changed in response to said test signal.
Claim 2
Dependent Claim
138 words
A semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising: substrate voltage generating means for generating a voltage to be applied to said semiconductor substrate, and a value of said generated voltage changing in response to at least an operational mode of said semiconductor integrated circuit device being switched from a normal mode to a test mode, external terminals for inputting signals for operating said semiconductor integrated circuit device in said normal mode or said test mode, and test signal generating means for generating a test signal in response to an application of said signals, of a different state than that for said normal mode, for operating said semiconductor integrated circuit device in said test mode, wherein voltage generated by said substrate voltage generating means is changed in response to said test signal.
Claim 3
Dependent Claim
29 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means generates, in said test mode, a voltage higher than that of said normal mode.
Claim 4
Dependent Claim
29 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means generates, in said test mode, a voltage lower than that of said normal mode.
Claim 5
Dependent Claim
34 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means generates, in said test mode, voltages higher and lower than that of said normal mode in a switchable manner.
Claim 6
Dependent Claim
37 words
A semiconductor integrated circuit device according to claim 1, wherein said test signal generating means generates said test signal when voltages of the signals applied to said external terminals are different from those of a normal operation.
Claim 7
Dependent Claim
38 words
A semiconductor integrated circuit device according to claim 1, wherein said test signal generating means generates said test signal when timing of the signals applied to said external terminals is different from the timing of a normal operation.
Claim 8
Dependent Claim
56 words
A semiconductor integrated circuit device according to claim 1, wherein said test signal generating means generates said test signal when voltages of the signals applied to said external terminals are different from those of a normal operation, and timing of the signals applied to said external terminals is different from the timing of a normal operation.
Claim 9
Dependent Claim
45 words
A semiconductor integrated circuit device according to claim 5, wherein said test signal generating means comprise high voltage detecting means for generating said test signal in response to an application of voltages higher than a voltage of a normal logical level to said external terminals.
Claim 10
Dependent Claim
61 words
A semiconductor integrated circuit device according to claim 6, wherein said external terminals comprise first and second external terminals, said test signal generating means comprises, timing detecting means for generating said test signal in response to that timing of a signal applied to said first external terminal and a signal applied to said second external terminal is different from normal timing.
Claim 11
Dependent Claim
101 words
A semiconductor integrated circuit device according to claim 7, wherein said external terminals comprise first and second external terminals, said test signal generating means comprises, high voltage detecting means for outputting a predetermined signal in response to the application of a voltage higher than a voltage of a normal logical level to said first external terminal, and timing detecting means for generating said test signal in response to that timing of the signals applied to said first and second external terminal is different from a normal timing, and that said predetermined signal is applied from said high voltage detecting means (20).
Claim 12
Dependent Claim
95 words
A semiconductor integrated circuit device according to claim 1, wherein said external terminals comprise first and second external terminals, said test signal generating means comprises, high voltage detecting means for outputting a predetermined signal in response to the application of a voltage higher than a voltage of a normal logical level to said first external terminal, and logical means for generating said test signal in response to that a signal of a predetermined logical level is applied to said second external terminal and that said predetermined signal is applied from said high voltage detecting means.
Claim 13
Dependent Claim
41 words
A semiconductor integrated circuit device according to claim 1, further comprising: switching signal generating means, responsive to a predetermined address signal and said test signal from said test signal generating means for applying switching signals to said substrate voltage generating means.
Claim 14
Dependent Claim
64 words
A semiconductor integrated circuit device according to claim 1, further comprising: switching signal generating means responsive to a predetermined address signal and said test signal from said test signal generating means, for outputting a plurality of switching signals, and wherein said substrate voltage generating means changes the voltage generated in said test mode a plurality of times corresponding to said plurality of switching signals.
Claim 15
Dependent Claim
83 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means comprises: a first substrate voltage generating circuit for generating a voltage to be applied to said semiconductor substrate in said normal mode, a second substrate voltage generating circuit for generating a voltage to be applied to said semiconductor substrate in said test mode, and enable/disable switching means responsive to said test signal for disabling said first substrate voltage generating circuit, and enabling said second substrate voltage generating circuit.
Claim 16
Dependent Claim
79 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means comprises: an oscillating circuit whose output alternately changes between the first logical lvel and the second logical level, a charge pump circuit being charged by the output of said oscillating circuit and for generating a fixed voltage defined by an amplitude of the output, and generated voltage changing means responsive to said test signal for changing a generated voltage in said charge pump circuit.
Claim 17
Dependent Claim
141 words
A semiconductor integrated circuit device according to claim 1, wherein said substrate voltage generating means comprising: an oscillating circuit whose output alternately changes between a first logical level and a second logical level, level converting means operating with first and second voltages as reference voltages, for converting an output of said first logical level of said oscillating circuit into one of the first and second voltages for outputting the same, and converting the output of said first logical level of said oscillating circuit into the other of the first and second voltages for outputting the same, a charge pump circuit being charged with an output of said level converting means and for generating a fixed voltage defined by an amplitude of the output, and reference voltage switching means responsive to said test signal for selectively changing said first or second voltage.
Claim 18
Dependent Claim
74 words
A semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising: substrate voltage generating means for generating selectively a first substrate voltage or a second substrate voltage to be applied to said semiconductor substrate; means for detecting a normal operation mode or a testing mode of said semiconductor integrated circuit; and means responsive to said detecting means for applying selectively said first voltage or said second voltage to said substrate.
Claim 19
Dependent Claim
74 words
A semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising: substrate voltage generating means for generating selectively a first substrate voltage or a second substrate voltage to be applied to said semiconductor substrate; means for detecting a normal operation mode or a testing mode of said semiconductor integrated circuit; and means responsive to said detecting means for applying selectively said first voltage or said second voltage to said substrate.
Claim 20
Independent Claim
64 words
A method of operating a semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising the steps of: generating selectively a first substrate voltage or a second substrate voltage; detecting a normal operation mode or a testing mode of said semiconductor integrated circuit; and, in response, applying selectively said first substrate voltage and said second substrate voltage to said substrate.
Claim 21
Independent Claim
64 words
A method of operating a semiconductor integrated circuit device formed of various circuits integrated on a semiconductor substrate, comprising the steps of: generating selectively a first substrate voltage or a second substrate voltage; detecting a normal operation mode or a testing mode of said semiconductor integrated circuit; and, in response, applying selectively said first substrate voltage and said second substrate voltage to said substrate.
References Cited (Backward Citations)
US3969706A
Cited
US4455628A
Cited
US4513399A
Cited
US4725985A
Cited
US4654849A
Cited
US4654849B1
Cited
US4841233A
Cited
US4837505A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-11 | 1995-05-13 | 1995-11-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-11 | 1999-05-13 | 1999-11-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-11 | 2003-05-13 | 2003-11-12 | $7700.00 | Window Closed / Lapsed |