← Back to Patent Explorer
US5064776A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming buried contact between polysilicon gate and diffusion area

Assignee: Micron Technology Inc
•
Filing: 1990-10-03
•
Granted: 1991-11-12
•
Expires: 2010-10-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A buried contact between the gate of a transistor device formed at the surface of a semiconductor substrate and a diffusion region formed in the surface of the substrate remote from the transistor device. The buried contact includes a polysilicon interconnect structure formed after shaping of the gate layer and the gate insulator. The polysilicon interconnect structure engages a side edge and an adjoining lower surface of the gate layer at a location where the gate insulator has been removed by isotropic etching from between the gate layer and the surface of the substrate. The polysilicon interconnect layer also contacts the surface of the substrate beneath an overhanging edge of the gate layer so as to form a surface current pathway interface. Below the surface current pathway interface a migration region is formed by heat-induced movement of ions from the gate layer through the polysilicon interconnect structure. The migration region extends laterally away from the gate layer to make contact with a remote diffusion region, thereby effecting with the polysilicon interconnect structure the desired buried contact.

Inventors

  • 👤 Martin C. Roberts

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 20:16
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/021; Y; Y10; Y10S; Y10S148/00; Y10S148/031; Y10S148/123

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 296 words
A method for effecting electrical contact between the gate of a transistor device formed at the surface of a substrate and a diffusion region of a first conductivity type located in the surface of the substrate remote from the transistor device, said method comprising the steps: (a) forming a thin insulative layer on the surface of the substrate; (b) forming a polysilicon gate on said thin insulative layer; (c) istropically etching the thin insulative layer to expose the surface of the substrate; (d) isotropically depositing a polysilicon interconnect layer which contacts an edge of the gate and the surface of the substrate exposed in said step of isotropically etching; (e) anisotropically etching said polysilicon interconnect layer to remove same from a portion of said surface of the substrate separated from the gate and exposed in said step of isotropically etching, thereby to produce from said polysilicon interconnect layer a polysilicon interconnect structure disposed against the gate and contacting the surface of the substrate, the surface of the substrate contacted by said polysilicon interconnect layer being remote from the diffusion region and defining a surface current pathway interface; (f) insulating the exposed surface of said polysilicon interconnect structure; (g) implanting ions of the first conductivity type to introduce an implant region remote from said gate and to produce ions of the first conductivity type in said gate; and (h) inducing migration of ions of the first conductivity type from the implantation region and from the gate through said polysilicon interconnect structure into the substrate to form in the substrate below said surfaces first and second migration regions of the first conductivity type, said migration regions extending laterally to from a buried current pathway interface having a substantial area of connection between said first and second migration regions.
Claim 2
Independent Claim 296 words
A method for effecting electrical contact between the gate of a transistor device formed at the surface of a substrate and a diffusion region of a first conductivity type located in the surface of the substrate remote from the transistor device, said method comprising the steps: (a) forming a thin insulative layer on the surface of the substrate; (b) forming a polysilicon gate on said thin insulative layer; (c) istropically etching the thin insulative layer to expose the surface of the substrate; (d) isotropically depositing a polysilicon interconnect layer which contacts an edge of the gate and the surface of the substrate exposed in said step of isotropically etching; (e) anisotropically etching said polysilicon interconnect layer to remove same from a portion of said surface of the substrate separated from the gate and exposed in said step of isotropically etching, thereby to produce from said polysilicon interconnect layer a polysilicon interconnect structure disposed against the gate and contacting the surface of the substrate, the surface of the substrate contacted by said polysilicon interconnect layer being remote from the diffusion region and defining a surface current pathway interface; (f) insulating the exposed surface of said polysilicon interconnect structure; (g) implanting ions of the first conductivity type to introduce an implant region remote from said gate and to produce ions of the first conductivity type in said gate; and (h) inducing migration of ions of the first conductivity type from the implantation region and from the gate through said polysilicon interconnect structure into the substrate to form in the substrate below said surfaces first and second migration regions of the first conductivity type, said migration regions extending laterally to from a buried current pathway interface having a substantial area of connection between said first and second migration regions.
Claim 3
Dependent Claim 59 words
A method as recited in claim 1, wherein said step of isotropically etching comprises the steps: (a) forming a photo-resist mask over the gate and over the insulative layer at a remote location separated from the gate; and (b) performing an isotropic etch to remove insulation from the surface of the substrate between the gate and said remote location.
Claim 4
Dependent Claim 35 words
A method as recited in claim 2, wherein in said step of performing an isotropic etch, the insulative layer is removed from between the gate and the substrate of said side edge of the gate.
Claim 5
Dependent Claim 27 words
A method as recited in claim 3, wherein said polysilicon interconnect layer produced in said step of isotropically depositing contacts a side edge of the insulative layer.
Claim 6
Dependent Claim 39 words
A method as recited in claim 3, wherein said polysilicon interconnect layer produced in said step of isotropically depositing comprises a portion disposed between the gate and the surface of the substrate at said side edge of the gate.
Claim 7
Dependent Claim 18 words
A method as recited in claim 1, wherein said step of inducing is effected by heating the substrate.

References Cited (Backward Citations)

US4413402A Cited
US4797373A Cited
US4939104A Cited
US4778775A Cited
US4837179A Cited
US4830972A Cited
US4877483A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-11 1995-05-13 1995-11-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-11 1999-05-13 1999-11-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-11 2003-05-13 2003-11-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag