US5058142A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock extracting circuit in digital-line signal receiver
Assignee: Toshiba Corp
•
Filing: 1990-03-30
•
Granted: 1991-10-15
•
Expires: 2010-03-30
Abstract
Abstract A clock extractor which generates a clock signal for sampling of a data of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal. The clock extractor always generates a plurality of clock signals which have respectively an identical period corresponding to a data communication rate of the received data signal and which phases are slightly shifted mutually, and each time selects one of the plurality of clock signals as a clock signal for sampling of the received data signal. In the selecting operation of the clock extractor, a change in the logical level of the separation clock to a specific level is detected with resolution power corresponding to the slightly mutually shifted phases of the plurality of clock signals, and any one of the plurality of clock signals is specified according to the detection timing. The clock signal thus specified can be used to most faithfully reproduce the phase of the separation clock and the continuity of the separation clock as a clock signal.
Inventors
- 👤 Eiji Otsuka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 08:42
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H04L7/0338
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
237 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: oscillation means for generating an original clock signal having a period corresponding to n times the period corresponding to said data communication rate, where n is an integer satisfying n≧2; frequency division means for dividing said original clock signal generated at said oscillation means to generate a clock signal having a period corresponding to the data communication rate; delay means for sequentially delaying the clock signal generated at said frequency division means on the basis of said original clock signal to generate a plurality of delay clock signals having phases mutually different by an amount corresponding to one period of said original clock signal; detection means for detecting whether the separation clock has risen from a "low" level to a "high" level upon a falling edge of said original clock signal; and selection means for selecting one of said plurality of delay clock signals generated at said delay means in accordance with detection timing of said detection means and for outputting the selected delay clock signal as the clock signal for sampling of the data of the received data signal.
Claim 2
Dependent Claim
237 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: oscillation means for generating an original clock signal having a period corresponding to n times the period corresponding to said data communication rate, where n is an integer satisfying n≧2; frequency division means for dividing said original clock signal generated at said oscillation means to generate a clock signal having a period corresponding to the data communication rate; delay means for sequentially delaying the clock signal generated at said frequency division means on the basis of said original clock signal to generate a plurality of delay clock signals having phases mutually different by an amount corresponding to one period of said original clock signal; detection means for detecting whether the separation clock has risen from a "low" level to a "high" level upon a falling edge of said original clock signal; and selection means for selecting one of said plurality of delay clock signals generated at said delay means in accordance with detection timing of said detection means and for outputting the selected delay clock signal as the clock signal for sampling of the data of the received data signal.
Claim 3
Dependent Claim
94 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 1, wherein said frequency division means includes a counter circuit for dividing a frequency of a highest bit signal and for outputting a divided-frequency signal, a latch circuit for latching a count value of said counter circuit at a detection timing of said detection means, a decoder circuit for decoding said latched count value, and a selector circuit for specifying said delay clock signal on the basis of logical "AND" of the decoded signals and said delay clock signals.
Claim 4
Dependent Claim
60 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 2, wherein said selection circuit includes a cross circuit which changes correlations between said decoded signals and said delay clock signals so that a rising of said selected and outputted clock signal is nearly at a mid-point of a pulse width of said separation clock.
Claim 5
Dependent Claim
89 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 2, further comprising average means for monitoring the count value to be latched at said latch circuit every time, and when the current latched count value is different from a previous latched count value, for modifying the previous latched count value by 1 in a direction in which the difference becomes small, transferring the modified count value to said decoder circuit and also maintaining the modified count value as the previous latched count value.
Claim 6
Dependent Claim
70 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 2, further comprising averaging means for always monitoring a count value latched at said latch circuit and when the current latched count value is different from the previous latched count value, for averaging the previous latched count values for a constant period of time and for transferring the averaged count value to said decoder circuit.
Claim 7
Dependent Claim
33 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 1, wherein said clock extracting circuit is provided for each of truck circuits within a private branch exchange.
Claim 8
Dependent Claim
24 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 1, wherein said digital line is a high-rate line.
Claim 9
Dependent Claim
37 words
A clock extractor in a digital line signal receiving circuit as set forth in claim 7, wherein said said data communication rate is on the order of 1.5 MHz corresponding to an ISDN line data transmission rate.
Claim 10
Dependent Claim
178 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: means for generating a plurality of clock signals which have substantially identical periods corresponding to the data communication rate of the received data signal, and which have mutually shifted phases with respect to one another; and means for monitoring periodicity of said separation clock, for selecting one of said plurality of generated clock signals having a phase closest to a phase of the separation clock during which said periodicity is maintained, for averaging the phases of said separation clock to select one of said plurality of generated clock signals having a phase closest to the averaged phase of said separation clock during which the periodicity collapses to thereby generate a clock signal for sampling of the data of the received signal.
Claim 11
Dependent Claim
178 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: means for generating a plurality of clock signals which have substantially identical periods corresponding to the data communication rate of the received data signal, and which have mutually shifted phases with respect to one another; and means for monitoring periodicity of said separation clock, for selecting one of said plurality of generated clock signals having a phase closest to a phase of the separation clock during which said periodicity is maintained, for averaging the phases of said separation clock to select one of said plurality of generated clock signals having a phase closest to the averaged phase of said separation clock during which the periodicity collapses to thereby generate a clock signal for sampling of the data of the received signal.
Claim 12
Dependent Claim
199 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: means for always generating a plurality of clock signals which have respectively an identical period corresponding to the data communication rate of the received data signal and which phases are slightly shifted mutually; and means for monitoring periodicity of said separation clock, for selecting one of said plurality of generated clock signals which phase is most close to a phase of the separation clock in a zone of the separation clock during which said periodicity is maintained, for selecting another one of the plurality of generated clock signals which phase is shifted by one incremental unit in a direction in which the periodicity is compensated from a phase of a previous selected clock signal in a zone of the separation clock during which the periodicity collapses to thereby generate a clock signal for sampling of the data of the received data signal.
Claim 13
Dependent Claim
199 words
A clock extractor in a digital line signal receiving circuit for generating a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal, said clock extractor comprising: means for always generating a plurality of clock signals which have respectively an identical period corresponding to the data communication rate of the received data signal and which phases are slightly shifted mutually; and means for monitoring periodicity of said separation clock, for selecting one of said plurality of generated clock signals which phase is most close to a phase of the separation clock in a zone of the separation clock during which said periodicity is maintained, for selecting another one of the plurality of generated clock signals which phase is shifted by one incremental unit in a direction in which the periodicity is compensated from a phase of a previous selected clock signal in a zone of the separation clock during which the periodicity collapses to thereby generate a clock signal for sampling of the data of the received data signal.
References Cited (Backward Citations)
US4573173A
Cited
US4821297A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-14 | 1995-04-15 | 1995-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-14 | 1999-04-15 | 1999-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-14 | 2003-04-15 | 2003-10-15 | $7700.00 | Window Closed / Lapsed |