US5057998A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data transfer control unit
Assignee: Mitsubishi Electric Corp
•
Filing: 1990-10-04
•
Granted: 1991-10-15
•
Expires: 2010-10-04
Abstract
Abstract In case of performing the data transfer between 2 systems respectively operating under different CPUs, it has been traditionally done through I/O interface, and the control of the I/O interface has been done by said CPU. The present invention has been made to implement the data transfer between 2 systems using the data transfer interface equipped with the controller to give and take the dual port memory, and the data between the dual port memory and the outside. Writing from the outside into the dual port memory in this case has been made to be indicated by the flag 1, by which the load of the data transfer of CPU itself is to be retrenched.
Inventors
- 👤 Masayuki Hirokawa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 02:17
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/167; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4027; G06F13/4045; G06F13/405; G06F13/4059
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
195 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved data transfer control unit for transferring data via an outside bus with an outside source comprising: a dedicated controller; an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information; a dual ported RAM having a first data port coupled to said internal system bus and a second data port coupled to the CPU and divided into a plurality of storage locations; an I/O interface, coupled to the outside data bus and said internal system bus, for transferring data between said internal system bus and the outside data bus under control of said dedicated controller; and flag storage means for storing a plurality of flags, each flag corresponding to a storage location in said dual ported RAM, where each flag is set by the CPU when the CPU has written data to each flag's corresponding storage location, and where each flag is reset by said dedicated controller when said dedicated controller transfers said written data from said corresponding storage location to the outside bus via said I/O interface.
Claim 2
Dependent Claim
195 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved data transfer control unit for transferring data via an outside bus with an outside source comprising: a dedicated controller; an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information; a dual ported RAM having a first data port coupled to said internal system bus and a second data port coupled to the CPU and divided into a plurality of storage locations; an I/O interface, coupled to the outside data bus and said internal system bus, for transferring data between said internal system bus and the outside data bus under control of said dedicated controller; and flag storage means for storing a plurality of flags, each flag corresponding to a storage location in said dual ported RAM, where each flag is set by the CPU when the CPU has written data to each flag's corresponding storage location, and where each flag is reset by said dedicated controller when said dedicated controller transfers said written data from said corresponding storage location to the outside bus via said I/O interface.
Claim 3
Dependent Claim
294 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved method for transferring data via an outside bus with an outside source, comprising the steps of: providing a serial data transfer control unit including a dedicated controller, an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information, an external system bus, coupled to the CPU, for transferring address information, data, and control information, a dual ported RAM having a first port coupled to said internal system bus, a second port coupled to said external system bus, and divided into a plurality of storage locations, and I/O interface, coupled to the outside bus and said internal system bus, for transferring data between said internal system bus and the outside bus under control of said dedicated controller, and a flag storage unit for storing a plurality of flags, each flag indicating whether a corresponding storage location has been written; checking, using said dedicated controller, whether said I/O interface has received outside data from the outside source transmitted on the outside bus via said I/O interface; if said outside data has been received from the outside source, transferring, under control of said dedicated controller, said received outside data to storage locations in said dual ported RAM; setting, using said dedicated controller, said flags corresponding to the said storage locations to indicate that said received outside data has been stored in said storage locations; checking, using the CPU, which flags have been set; and reading, using the CPU, in response to said flags having been set, outside data only from storage locations corresponding to flags which are set, so that the CPU is not required to control said I/O interface.
Claim 4
Dependent Claim
294 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved method for transferring data via an outside bus with an outside source, comprising the steps of: providing a serial data transfer control unit including a dedicated controller, an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information, an external system bus, coupled to the CPU, for transferring address information, data, and control information, a dual ported RAM having a first port coupled to said internal system bus, a second port coupled to said external system bus, and divided into a plurality of storage locations, and I/O interface, coupled to the outside bus and said internal system bus, for transferring data between said internal system bus and the outside bus under control of said dedicated controller, and a flag storage unit for storing a plurality of flags, each flag indicating whether a corresponding storage location has been written; checking, using said dedicated controller, whether said I/O interface has received outside data from the outside source transmitted on the outside bus via said I/O interface; if said outside data has been received from the outside source, transferring, under control of said dedicated controller, said received outside data to storage locations in said dual ported RAM; setting, using said dedicated controller, said flags corresponding to the said storage locations to indicate that said received outside data has been stored in said storage locations; checking, using the CPU, which flags have been set; and reading, using the CPU, in response to said flags having been set, outside data only from storage locations corresponding to flags which are set, so that the CPU is not required to control said I/O interface.
Claim 5
Dependent Claim
310 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved method for transferring data via an outside bus with an outside source, comprising the steps of: providing a serial data transfer control unit including a dedicated controller, an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information, an external system bus, coupled to the CPU, for transferring address information, data, and control information, a dual ported RAM having a first port coupled to said internal system bus, a second port coupled to said external system bus, and divided into a plurality of storage locations, an I/O interface, coupled to the outside bus and said internal system bus, for transferring data between said internal system bus and the outside bus under control of said dedicated controller, and a flag storage unit for storing a plurality of flags, each flag indicating whether a corresponding storage location has been written; checking, using said dedicated controller, whether said I/O interface has received outside data from the outside bus via said I/O interface; if data is to be transferred to an outside source, transferring, under control of the CPU, said data to be transferred to storage locations in said dual ported RAM; setting, using the CPU, said flags corresponding to the said storage locations to indicate that said data to be transferred has been stored in said storage locations by the CPU; checking using said dedicated controller, which flags have been set; and transferring, under control of said dedicated controller and in response to said flags having been set, said data to be transferred only from said storage locations corresponding to flags which are set, to said I/O interface for transmission to an outside source to that the CPU is not required to control said I/O interface.
Claim 6
Dependent Claim
310 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved method for transferring data via an outside bus with an outside source, comprising the steps of: providing a serial data transfer control unit including a dedicated controller, an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information, an external system bus, coupled to the CPU, for transferring address information, data, and control information, a dual ported RAM having a first port coupled to said internal system bus, a second port coupled to said external system bus, and divided into a plurality of storage locations, an I/O interface, coupled to the outside bus and said internal system bus, for transferring data between said internal system bus and the outside bus under control of said dedicated controller, and a flag storage unit for storing a plurality of flags, each flag indicating whether a corresponding storage location has been written; checking, using said dedicated controller, whether said I/O interface has received outside data from the outside bus via said I/O interface; if data is to be transferred to an outside source, transferring, under control of the CPU, said data to be transferred to storage locations in said dual ported RAM; setting, using the CPU, said flags corresponding to the said storage locations to indicate that said data to be transferred has been stored in said storage locations by the CPU; checking using said dedicated controller, which flags have been set; and transferring, under control of said dedicated controller and in response to said flags having been set, said data to be transferred only from said storage locations corresponding to flags which are set, to said I/O interface for transmission to an outside source to that the CPU is not required to control said I/O interface.
Claim 7
Dependent Claim
17 words
The apparatus of claim 1 wherein the flag storage means is included within the dual ported RAM.
Claim 8
Dependent Claim
203 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved data transfer control unit for transferring data via an outside bus with an outside source comprising: a dedicated controller; an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information; a dual ported RAM having a first data port coupled to said internal system bus and a second data port coupled to the CPU and divided into a plurality of storage locations; p1 an I/O interface, coupled to the outside data bus and said internal system bus, for transferring data between said internal system bus and the outside data bus under control of said dedicated controller; and flag storage means for storing a plurality of flags, each flag corresponding to a storage location in said dual ported RAM, where said flag is set by said dedicated controller when said dedicated controller has received data from the outside bus via said I/O interface and written said received data to said flag's corresponding storage location, and where said each flag is reset by the CPU when the CPU has read said received data from said corresponding storage location.
Claim 9
Dependent Claim
203 words
In a data processing system including a CPU and an I/O unit for transferring data between data processing systems, an improved data transfer control unit for transferring data via an outside bus with an outside source comprising: a dedicated controller; an internal system bus, coupled to said dedicated controller, for transferring address information, data, and control information; a dual ported RAM having a first data port coupled to said internal system bus and a second data port coupled to the CPU and divided into a plurality of storage locations; p1 an I/O interface, coupled to the outside data bus and said internal system bus, for transferring data between said internal system bus and the outside data bus under control of said dedicated controller; and flag storage means for storing a plurality of flags, each flag corresponding to a storage location in said dual ported RAM, where said flag is set by said dedicated controller when said dedicated controller has received data from the outside bus via said I/O interface and written said received data to said flag's corresponding storage location, and where said each flag is reset by the CPU when the CPU has read said received data from said corresponding storage location.
References Cited (Backward Citations)
US4075691A
Cited
US4181936A
Cited
US4112490A
Cited
US4363093A
Cited
US4486828A
Cited
US4700292A
Cited
US4451884A
Cited
US4641238A
Cited
US4724520A
Cited
US4764896A
Cited
US4796232A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-14 | 1995-04-15 | 1995-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-14 | 1999-04-15 | 1999-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-14 | 2003-04-15 | 2003-10-15 | $7700.00 | Window Closed / Lapsed |