Patent US4553983A successfully refreshed from Google Patents.
US5055801A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase locked loop for correcting a phase of an output signal with respect to an input signal
Assignee: Panasonic Holdings Corp
•
Filing: 1990-01-12
•
Granted: 1991-10-08
•
Expires: 2010-01-12
Abstract
Abstract A digital phase locked loop for correcting the phase of an output signal with respect to an input signal has a phase comparator for comparing the phases of the input signal and a feedback signal from a variable frequency oscillator. The output signal of the phase comparator representing the phase difference is integrated in a low pass filter. The output of the low pass filter is supplied to a switch which alternately selects between the output of the low pass filter and a zero level signal from a zero generator. The output of the switch is supplied to the variable frequency oscillator. The output signal of the variable frequency oscillator is returned to the phase comparator, so that the phase of the output signal from the variable frequency oscillator is synchronized with the phase of the input signal.
Inventors
- 👤 Fumiaki Koga
- 👤 Tokikazu Matsumoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:51
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/093
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
159 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; an integrator for integrating the output of said phase comparator; a first coefficient circuit for amplifying the output of said integrator; a second coefficient circuit for amplifying the output of said phase comparator; a first adder for adding the output of the first coefficient circuit and the output of the second coefficient circuit; a predetermined level generator; and a switch for selecting between the output of said first adder and the output of said predetermined level generator and for supplying the selected output to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said switch.
Claim 2
Dependent Claim
159 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; an integrator for integrating the output of said phase comparator; a first coefficient circuit for amplifying the output of said integrator; a second coefficient circuit for amplifying the output of said phase comparator; a first adder for adding the output of the first coefficient circuit and the output of the second coefficient circuit; a predetermined level generator; and a switch for selecting between the output of said first adder and the output of said predetermined level generator and for supplying the selected output to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said switch.
Claim 3
Dependent Claim
163 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; an integrator for integrating the output of said phase comparator; a first coefficient circuit for amplifying the output of said integrator; a second coefficient circuit for amplifying the output of said phase comparator; a predetermined level generator; and a switch for selecting between the output of said second coefficient circuit and the output of said predetermined level generator; and a first adder for adding the output of said switch and the output of said first coefficient circuit and for supplying the output of said first adder to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said first adder.
Claim 4
Dependent Claim
163 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; an integrator for integrating the output of said phase comparator; a first coefficient circuit for amplifying the output of said integrator; a second coefficient circuit for amplifying the output of said phase comparator; a predetermined level generator; and a switch for selecting between the output of said second coefficient circuit and the output of said predetermined level generator; and a first adder for adding the output of said switch and the output of said first coefficient circuit and for supplying the output of said first adder to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said first adder.
Claim 5
Dependent Claim
20 words
The digital phase locked loop according to claim 1, wherein said variable frequency oscillating means comprises a variable frequency oscillator.
Claim 6
Dependent Claim
57 words
The digital phase locked loop according to claim 1, wherein said variable frequency oscillating means comprises a variable frequency oscillator and a frequency divider for frequency dividing the output of said variable frequency oscillator, whereby the phase of said input signal is compared with the phase of the output of said frequency divider by said phase comparator.
Claim 7
Dependent Claim
71 words
The digital phase locked loop according to claim 4, wherein said variable frequency oscillator comprises: a reference signal generator for generating a reference signal; a second adder for adding the output from said switch and said reference signal; a third adder; a first memory for temporarily storing an output of said third adder; wherein said third adder adds the output of said second adder and the output of said first memory.
Claim 8
Dependent Claim
46 words
The digital phase locked loop according to claim 1, wherein said integrator comprises: a fourth adder; a second memory for temporarily storing an output of said fourth adder; wherein said fourth adder adds the output of said phase comparator and the output of said second memory.
Claim 9
Dependent Claim
43 words
The digital phase locked loop according to claim 1, wherein said phase comparator comprises: a multiplier for multiplying said input signal by the output signal of said variable frequency oscillating means; and a low pass filter for integrating the output of said multiplier.
Claim 10
Dependent Claim
43 words
The digital phase locked loop according to claim 1, wherein said phase comparator comprises a flip-flop for latching and outputting the output signal of said variable frequency oscillating means, said flip-flop being latched in response to a specified edge of said input signal.
Claim 11
Dependent Claim
131 words
The digital phase locked loop according to claim 4, wherein said frequency divider comprises: an n-bit counter, where n is a natural number, for counting only the most significant bit of the output from said variable frequency oscillator when the number of bits in said input is m-bits, where m is a natural number; and a combining means for combining the output of said n-bit counter with said output from said variable frequency oscillator, whereby said frequency divider produces an (n+m) bit signal, where the signal of n-bits output from the n-bit counter is allocated as n-bits from the most significant bit of the output of the frequency divider, and the m-bit of the input is allocated as m-bits from the least significant bit of the output of the frequency divider.
Claim 12
Dependent Claim
37 words
The digital phase locked loop according to claim 9, wherein said frequency divider further comprises: a read-only memory which receives said (n+m) bit signal and outputs data stored at an address specified by the (n+m) bit signal.
Claim 13
Dependent Claim
57 words
The digital phase locked loop according to claim 2, wherein said variable frequency oscillating means comprises a variable frequency oscillator and a frequency divider for frequency dividing the output of said variable frequency oscillator, whereby the phase of said input signal is compared with the phase of the output of said frequency divider by said phase comparator.
Claim 14
Dependent Claim
72 words
The digital phase locked loop according to claim 11, wherein said variable frequency oscillator comprises: a reference signal generator for generating a reference signal; a second adder for adding the output from said first adder and said reference signal; a third adder; a first memory for temporarily storing an output of said third adder; wherein said third adder adds the output of said second adder and the output of said first memory.
Claim 15
Dependent Claim
46 words
The digital phase locked loop according to claim 2, wherein said integrator comprises: a fourth adder; a second memory for temporarily storing an output of said fourth adder; wherein said fourth adder adds the output of said phase comparator and the output of said second memory.
Claim 16
Dependent Claim
43 words
The digital phase locked loop according to claim 2, wherein said phase comparator comprises: a multiplier for multiplying said input signal by the output signal of said variable frequency oscillating means; and a low pass filter for integrating the output of said multiplier.
Claim 17
Dependent Claim
43 words
The digital phase locked loop according to claim 2, wherein said phase comparator comprises a flip-flop for latching and outputting the output signal of said variable frequency oscillating means, said flip-flop being latched in response to a specified edge of said input signal.
Claim 18
Dependent Claim
131 words
The digital phase locked loop according to claim 11, wherein said frequency divider comprises: an n-bit counter, where n is a natural number, for counting only the most significant bit of the output from said variable frequency oscillator when the number of bits in said input is m-bits, where m is a natural number; and a combining means for combining the output of said n-bit counter with said output from said variable frequency oscillator, whereby said frequency divider produces an (n+m) bit signal, where the signal of n-bits output from the n-bit counter is allocated as n-bits from the most significant bit of the output of the frequency divider, and the m-bit of the input is allocated as m-bits from the least significant bit of the output of the frequency divider.
Claim 19
Dependent Claim
37 words
The digital phase locked loop according to claim 16, wherein said frequency divider further comprises: a read-only memory which receives said (n+m) bit signal and outputs data stored at an address specified by the (n+m) bit signal.
Claim 20
Dependent Claim
22 words
The digital phase locked loop according to claim 1, wherein said first and second coefficient circuits carry first and second predetermined coefficients.
Claim 21
Dependent Claim
115 words
The digital phase locked loop according to claim 18, wherein said first and second predetermined coefficients are so selected that the output of said first adder satisfies the following equation: β=αT/σ wherein β is the output of said first adder, α is an ideal output of said first adder when there is no in-loop delay in the digital phase locked loop, T is a one cycle period in which the phase of said input signal and the phase of the output signal of said variable frequency oscillating means are phase compared by said phase comparator, and σ is a duration, within said period T, in which said switch is connected to said predetermined level generator.
Claim 22
Dependent Claim
120 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; a low pass filter for integrating an output of said phase comparator; a predetermined level generator; and a switch for alternately selecting between the output of said low pass filter and the output of said predetermined level generator and for applying the selected output to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said switch.
Claim 23
Dependent Claim
120 words
A digital phase locked loop for correcting a phase of an output signal with respect to an input signal comprising: a variable frequency oscillating means; a phase comparator for comparing the phase of said input signal with the phase of an output signal from said variable frequency oscillating means after every predetermined period; a low pass filter for integrating an output of said phase comparator; a predetermined level generator; and a switch for alternately selecting between the output of said low pass filter and the output of said predetermined level generator and for applying the selected output to said variable frequency oscillating means, whereby said variable frequency oscillating means oscillates at a frequency proportional to the output of said switch.
References Cited (Backward Citations)
CH518031A
Cited
US4135166A
Cited
JPS6072495A
Cited
EP0239412A2
Cited
EP0247891A2
Cited
JPS63237678A
Cited
JPS63296589A
Cited
US4942371A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-07 | 1995-04-08 | 1995-10-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-07 | 1999-04-08 | 1999-10-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-07 | 2003-04-08 | 2003-10-08 | $7700.00 | Window Closed / Lapsed |