Patent US3118182A successfully refreshed from Google Patents.
Patent US5051832A successfully refreshed from Google Patents.
US5051832A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Selective operation in interlaced and non-interlaced modes of interline transfer CCD image sensing device
Assignee: Eastman Kodak Co
•
Filing: 1990-02-12
•
Granted: 1991-09-24
•
Expires: 2010-02-12
Abstract
Abstract An interline transfer type area image sensor is described which can selectively operate in either an interlaced or non-interlaced read-out mode. The sensor includes a plurality of vertical CCD shift registers. Each shift register has an ion implanted shift transfer barrier or storage regions such that only one layer of gate electrode is required by each voltage clock, and a structure for selectively applying voltages to the clock lines for alternate rows of one or both of the vertical shift register electrodes.
Inventors
- 👤 David L. Losee
- 👤 Bruce C. Burkey
- 👤 Teh-Hsuang Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 05:13
CPC Classifications
H; H04; H04N; H04N25/00; H04N25/40; H04N25/44; H04N25/441; H04N25/42; H04N25/70; H04N25/71; H04N25/73; H04N25/745; H10; H10F; H10F39/00; H10F39/10; H10F39/12; H10F39/15; H10F39/153
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
107 words
In an interline transfer type area image sensor having rows and columns of spaced pixels and which can selectively be operated in either an interlaced or a non-interlaced read-out mode, the improvement comprising voltage clocks, a plurality of vertical two-phase CCD shift registers, with each shift register having ion implanted transfer barrier or storage regions such that only one layer of gate electrodes is required by each voltage clock line, and means for selectively applying voltages to the clock lines for either alternate rows of the vertical shift register electrodes for interlace mode of all of the rows of the vertical shift register electrodes for non-interlace mode.
Claim 2
Dependent Claim
107 words
In an interline transfer type area image sensor having rows and columns of spaced pixels and which can selectively be operated in either an interlaced or a non-interlaced read-out mode, the improvement comprising voltage clocks, a plurality of vertical two-phase CCD shift registers, with each shift register having ion implanted transfer barrier or storage regions such that only one layer of gate electrodes is required by each voltage clock line, and means for selectively applying voltages to the clock lines for either alternate rows of the vertical shift register electrodes for interlace mode of all of the rows of the vertical shift register electrodes for non-interlace mode.
References Cited (Backward Citations)
US4330796A
Cited
US4740828A
Cited
JPS60174583A
Cited
US4580169A
Cited
US4613402A
Cited
US4803706A
Cited
US4816916A
Cited
US4866528A
Cited
US4849814A
Cited
US4908518A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-23 | 1995-03-25 | 1995-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-23 | 1999-03-25 | 1999-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-23 | 2003-03-25 | 2003-09-24 | $7700.00 | Window Closed / Lapsed |