US5049972A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing semiconductor integrated circuit device
Assignee: Hitachi Ltd
•
Filing: 1990-06-26
•
Granted: 1991-09-17
•
Expires: 2010-06-26
Abstract
Abstract A method of manufacturing a semiconductor integrated circuit device wherein a conductor film is formed on a front surface of a substrate by a lift-off technique; comprising forming a first resist film on that area of the substrate surface on which the conductor film is not formed, forming a second resist film on the whole substrate surface including the first resist film and a conductor film forming area of the substrate surface, providing a first opening for forming the conductor film in a conductor film forming area of the second resist film and also providing a second opening for forming a dummy conductor film in that area of the second resist film in which the conductor film is not formed, depositing the conductor film on the whole substrate surface including the substrate surface inside the first opening, the first resist film inside the second opening and the second resist film, and removing the second resist film and the first resist film respectively, so as to leave the conductor film inside the first opening and to remove the conductor film on the second resist film and the dummy conductor film on the first resist film.
Inventors
- 👤 Takayuki Uda
- 👤 Tasuku Tanaka
- 👤 Yoshiaki Emoto
- 👤 Shigeo Kuroda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 23:37
CPC Classifications
H; H10; H10W; H10W90/00; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W70/00; H10W70/60; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5524; H10W90/701; H10W90/721; H10W90/722; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
89 words
A semiconductor integrated circuit device, comprising: a memory cell array portion on a semiconductor substrate, and including a plurality of memory cells arranged in the shape of a matrix; a peripheral circuit portion including a plurality of transistors on said semiconductor substrate; a plurality of external terminals on said semiconductor substrate; and a plurality of bump electrodes each connected to each of said plurality of external terminals, wherein said plurality of external terminals are at a portion of said semiconductor substrate other than at said memory cell array portion.
Claim 2
Dependent Claim
89 words
A semiconductor integrated circuit device, comprising: a memory cell array portion on a semiconductor substrate, and including a plurality of memory cells arranged in the shape of a matrix; a peripheral circuit portion including a plurality of transistors on said semiconductor substrate; a plurality of external terminals on said semiconductor substrate; and a plurality of bump electrodes each connected to each of said plurality of external terminals, wherein said plurality of external terminals are at a portion of said semiconductor substrate other than at said memory cell array portion.
Claim 3
Dependent Claim
17 words
A semiconductor integrated circuit device according to claim 1, wherein said bump electrodes include a radioactive element.
Claim 4
Dependent Claim
17 words
A semiconductor integrated circuit device according to claim 1, wherein said bump electrodes are comprised of solder.
Claim 5
Dependent Claim
25 words
A semiconductor integrated circuit device according to claim 1, wherein said plurality of external terminals are on said peripheral circuit portion of said semiconductor substrate.
Claim 6
Dependent Claim
38 words
A semiconductor integrated circuit device according to claim 4, wherein said peripheral circuit portion of said semiconductor substrate includes an input circuit and an output circuit, a power source circuit, an address buffer circuit and X, Y-driver circuits.
Claim 7
Dependent Claim
29 words
A semiconductor integrated circuit device according to claim 1, wherein each of said memory cells comprises a driving transistor and a resistor element coupled in series with one another.
Claim 8
Dependent Claim
27 words
A semiconductor integrated circuit device according to claim 6, wherein said peripheral circuit portion of said semiconductor substrate comprises p-channel and n-channel MISFETs and a bipolar transistor.
Claim 9
Dependent Claim
138 words
A semiconductor integrated circuit device, comprising: a memory cell array portion on a semiconductor substrate, and including a plurality of memory cells arranged in the shape of a matrix; a peripheral circuit portion including a plurality of transistors on said semiconductor substrate; a plurality of first external terminals on said semiconductor substrate; a substrate having wirings and a plurality of second external terminals, thereon; a plurality of bump electrodes each electrically connecting wirings on said substrate to each of said plurality of first external terminals; a body for encapsulating said semiconductor substrate and said substrate; a plurality of leads protruding from said body; and means for connecting said second external terminals to said plurality of leads, wherein said plurality of bump electrodes are at a portion of said semiconductor substrate other than at said memory cell array portion.
Claim 10
Dependent Claim
138 words
A semiconductor integrated circuit device, comprising: a memory cell array portion on a semiconductor substrate, and including a plurality of memory cells arranged in the shape of a matrix; a peripheral circuit portion including a plurality of transistors on said semiconductor substrate; a plurality of first external terminals on said semiconductor substrate; a substrate having wirings and a plurality of second external terminals, thereon; a plurality of bump electrodes each electrically connecting wirings on said substrate to each of said plurality of first external terminals; a body for encapsulating said semiconductor substrate and said substrate; a plurality of leads protruding from said body; and means for connecting said second external terminals to said plurality of leads, wherein said plurality of bump electrodes are at a portion of said semiconductor substrate other than at said memory cell array portion.
Claim 11
Dependent Claim
16 words
A semiconductor integrated circuit device according to claim 8, wherein said substrate comprises a semiconductor substrate.
Claim 12
Dependent Claim
29 words
A semiconductor integrated circuit device according to claim 8, wherein each of said memory cells comprises a driving transistor and a resistive element coupled in series with one another.
Claim 13
Dependent Claim
27 words
A semiconductor integrated circuit device according to claim 10, wherein said peripheral circuit portion of said semiconductor substrate comprises p-channel and n-channel MISFETs and a bipolar transistor.
Claim 14
Dependent Claim
17 words
A semiconductor integrated circuit device according to claim 8, wherein said bump electrodes include a radioactive element.
Claim 15
Dependent Claim
18 words
A semiconductor integrated circuit device according to claim 8, wherein said bump electrodes are each comprised of solder.
Claim 16
Dependent Claim
24 words
A semiconductor integrated circuit device according to claim 8, wherein said first external terminals are on said peripheral circuit portion of said semiconductor substrate.
Claim 17
Dependent Claim
16 words
A semiconductor integrated circuit device according to claim 3, wherein said solder comprises Pb and Sn.
Claim 18
Dependent Claim
16 words
A semiconductor integrated circuit device according to claim 13, wherein said solder comprises Pb and Sn.
References Cited (Backward Citations)
JPS5227391A
Cited
JPS5335475A
Cited
US4315984A
Cited
JPS57181143A
Cited
US4468411A
Cited
US4532002A
Cited
US4560435A
Cited
US4757033A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-16 | 1995-03-18 | 1995-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-16 | 1999-03-18 | 1999-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-16 | 2003-03-18 | 2003-09-17 | $7700.00 | Window Closed / Lapsed |