← Back to Patent Explorer
US5049964A Expired / Lapsed US ⏱️ 0.0 years remaining

Bipolar transistor and method of manufacturing the same

Assignee: NTT Inc
•
Filing: 1990-03-22
•
Granted: 1991-09-17
•
Expires: 2010-03-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A bipolar transistor includes collector, base and emitter regions. The collector region consists of a first semiconductor region of a first conductivity type and formed in contact with a surface of a semiconductor layer. The base region consists of a second semiconductor region of a second conductivity type formed within the collector region to be in contact with the surface of the semiconductor layer. The emitter region consists of a third semiconductor region of the first conductivity type formed within the base region to be in contact with the surface of the semiconductor layer. The transistor also includes collector, base, and emitter electrodes. The collector and base electrodes are connected to the collector and base regions at opposite edges of a single opening formed in a field insulating film covering the surface of the semiconductor layer. The collector and base electrodes consist of a conductor. The emitter electrode is connected to the emitter region and consists of a conductor. The transistor further includes first and second insulating interlayers. The first insulating interlayer is formed between the collector and emitter electrodes. The second insulating interlayer is formed between the emitter and base electrodes. A distance between the collector and emitter electrodes on the surface of the semiconductor layer is substantially the same as that between the emitter and base electrodes.

Inventors

  • 👤 Tetsuchi Sakai
  • 👤 Yoshiji Kobayashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 10:52
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D64/00; H10D64/20; H10D64/23; H10D64/231; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; H10P76/00; H10P76/40; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/44; H10W20/4451

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 223 words
A bipolar transistor comprising: a collector region comprising a first semiconductor region of a first conductivity type, said collector region being formed in contact with a surface of a semiconductor layer; a base region comprising a second semiconductor region of a second conductivity type formed within said collector region to be in contact with the surface of said semiconductor layer; an emitter region comprising a third semiconductor region of the first conductivity type formed within said base region to be in contact with the surface of said semiconductor layer; collector and base lead out electrodes connected to said collector and base regions at opposite edges of a single opening formed in a field insulating film covering the surface of said semiconductor layer, said collector and base lead out electrodes comprising a polysilicon conductor; an emitter lead out electrode connected to said emitter region and comprising a polysilocon conductor; a first insulating interlayer formed between said collector lead out electrode and said emitter lead out electrode; and a second insulating interlayer formed between said emitter lead out electrode and said base lead out electrode, wherein a distance in the sub-micron range between said collector and emitter lead out electrodes on the surface of said semiconductor layer is substantially the same as that between said emitter lead out electrode and said base lead out electrode.
Claim 2
Dependent Claim 223 words
A bipolar transistor comprising: a collector region comprising a first semiconductor region of a first conductivity type, said collector region being formed in contact with a surface of a semiconductor layer; a base region comprising a second semiconductor region of a second conductivity type formed within said collector region to be in contact with the surface of said semiconductor layer; an emitter region comprising a third semiconductor region of the first conductivity type formed within said base region to be in contact with the surface of said semiconductor layer; collector and base lead out electrodes connected to said collector and base regions at opposite edges of a single opening formed in a field insulating film covering the surface of said semiconductor layer, said collector and base lead out electrodes comprising a polysilicon conductor; an emitter lead out electrode connected to said emitter region and comprising a polysilocon conductor; a first insulating interlayer formed between said collector lead out electrode and said emitter lead out electrode; and a second insulating interlayer formed between said emitter lead out electrode and said base lead out electrode, wherein a distance in the sub-micron range between said collector and emitter lead out electrodes on the surface of said semiconductor layer is substantially the same as that between said emitter lead out electrode and said base lead out electrode.
Claim 3
Dependent Claim 42 words
A transistor according to claim 1, wherein the distance between said collector and emitter lead out electrodes on the surface of said semiconductor layer and the distance between said emitter and base lead out electrodes are not more than 0.5 μm each.
Claim 4
Dependent Claim 31 words
A transistor according to claim 1, wherein said collector, emitter, and base lead out electrodes are made of a material selected from the group consisting of doped polysilicon and doped silicide.
Claim 5
Dependent Claim 25 words
A transistor according to claim 1, wherein said collector and base lead out electrodes extend from edges of said opening onto said field insulating film.
Claim 6
Dependent Claim 14 words
A transistor according to claim 1, wherein said semiconductor layer comprises a semiconductor substrate.

References Cited (Backward Citations)

US4920401A Cited
US4485551A Cited
US4641170A Cited
GB2157079A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-09-16 1995-03-18 1995-09-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-09-16 1999-03-18 1999-09-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-09-16 2003-03-18 2003-09-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag