← Back to Patent Explorer
US5046044A Expired / Lapsed US ⏱️ 0.0 years remaining

SEU hardened memory cell

Assignee: Texas Instruments Inc
•
Filing: 1990-08-01
•
Granted: 1991-09-03
•
Expires: 2010-08-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A memory cell is disclosed comprising cross-coupled inverters including gated diodes connected in the cross-coupling which increase the memory cell's resistance to single event upset. The layouts for constructing such a memory cell, which optimize READ and WRITE speeds, are also disclosed.

Inventors

  • 👤 Theodore W. Houston
  • 👤 Terence G. Blake

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 12:23
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/005; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/412; G11C11/4125

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 123 words
A memory cell comprising: two cross-coupled inverters each including a p-channel transistor and an n-channel transistor, said p and n channel transistors in a respective inverter sharing a common gate, each inverter further including a first diode connected to and between the n-channel transistor and the p-channel transistor; second diodes connected between and to the gate of one inverter and a drain of a selected transistor of the other inverter, wherein the gate common to said p and n channel transistors of an inverter also overlies said first and second diodes, and wherein each second diode connects to the drain of said n-channel transistor; and coupling transistors each connected to an anode of said second diode and the drain of the p-channel transistor.
Claim 2
Dependent Claim 123 words
A memory cell comprising: two cross-coupled inverters each including a p-channel transistor and an n-channel transistor, said p and n channel transistors in a respective inverter sharing a common gate, each inverter further including a first diode connected to and between the n-channel transistor and the p-channel transistor; second diodes connected between and to the gate of one inverter and a drain of a selected transistor of the other inverter, wherein the gate common to said p and n channel transistors of an inverter also overlies said first and second diodes, and wherein each second diode connects to the drain of said n-channel transistor; and coupling transistors each connected to an anode of said second diode and the drain of the p-channel transistor.
Claim 3
Dependent Claim 15 words
A memory cell as recited in claim 1 wherein said coupling transistors are p-channel transistors.
Claim 4
Dependent Claim 74 words
A memory cell comprising two cross-coupled inverters each including a pull-up element and a pull-down element, a first diode connected to and between said pull-up and pull-down elements, the cross-coupling accomplished through the connection of second diodes across associated inputs of one inverter and the pull-down element of another inverter, said cross-coupling being further accomplished through the connection of coupling transistors across associated inputs of one inverter and the pull-up element of another inverter.
Claim 5
Dependent Claim 74 words
A memory cell comprising two cross-coupled inverters each including a pull-up element and a pull-down element, a first diode connected to and between said pull-up and pull-down elements, the cross-coupling accomplished through the connection of second diodes across associated inputs of one inverter and the pull-down element of another inverter, said cross-coupling being further accomplished through the connection of coupling transistors across associated inputs of one inverter and the pull-up element of another inverter.
Claim 6
Dependent Claim 25 words
A memory cell as recited in claim 3 wherein the input to one inverter is capacitively coupled to said first diode of the other inverter.

References Cited (Backward Citations)

US4724530A Cited
US4660177A Cited
US4805148A Cited
US4760557A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-09-02 1995-03-04 1995-09-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-09-02 1999-03-04 1999-09-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-09-02 2003-03-04 2003-09-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag