Patent US5040035A successfully refreshed from Google Patents.
US5040035A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS devices having improved threshold match
Assignee: Nokia Bell Labs
•
Filing: 1990-12-27
•
Granted: 1991-08-13
•
Expires: 2010-12-27
Abstract
Abstract In certain circuits, it is desirable to match the electrical characteristics, (e.g., thresholds), of two (or more) MOS transistors. For example, in an ECL output buffer, a first transistor is a voltage reference, and a second transistor is an output buffer controlled by this voltage reference. However, the orientation of the transistors may affect their electrical characteristics. This may be due to the source/drain ion implantation step that occurs at an angle off the vertical, or other processing effects. The present invention provides symmetrical MOS transistors having characteristics that are independent of orientation. For example, a square gate layout provides both vertical and horizontal current components, thereby obtaining 90 degree rotational symmetry.
Inventors
- 👤 Thaddeus J. Gabara
- 👤 Peter C. Metz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 14:10
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/10; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/90; H10D84/998; Y; Y10; Y10S; Y10S257/00; Y10S257/925; Y10S438/00; Y10S438/982
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
95 words
An integrated circuit comprising at least two matched field effect transistors each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, with said matched transistors being spaced apart on said integrated circuit, and having their gate electrodes coupled together, characterized in that the gate electrodes of said matched transistors comprise first and second orthogonal sections that are of equal length, and wherein at least two of said matched transistors are spaced at least 100 micrometers apart.
Claim 2
Dependent Claim
95 words
An integrated circuit comprising at least two matched field effect transistors each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, with said matched transistors being spaced apart on said integrated circuit, and having their gate electrodes coupled together, characterized in that the gate electrodes of said matched transistors comprise first and second orthogonal sections that are of equal length, and wherein at least two of said matched transistors are spaced at least 100 micrometers apart.
Claim 3
Dependent Claim
22 words
The integrated circuit of claim 1 wherein the gate electrode of at least one of said matched transistors defines a first square.
Claim 4
Dependent Claim
28 words
The integrated circuit of claim 2 wherein the gate electrode of at least one of said matched transistors further defines a second square concentric with said first square.
Claim 5
Dependent Claim
30 words
The integrated circuit of claim 2 wherein the gate electrode of at least one of said matched transistors is in the form of two orthogonal intersecting lines of equal length.
Claim 6
Dependent Claim
21 words
The integrated circuit of claim 1 wherein at least two of said matched transistors are spaced at least 1 millimeter apart.
Claim 7
Dependent Claim
18 words
The integrated circuit of claim 1 wherein at least two of said matched transistors are of equal size.
Claim 8
Dependent Claim
18 words
The integrated circuit of claim 1 wherein at least two of said matched transistors are of unequal size.
Claim 9
Dependent Claim
44 words
The integrated circuit of claim 1 wherein a first one of said matched transistors is located along a first edge of an integrated circuit chip, and a second one of said matched transistors is located along a second edge of said integrated circuit chip.
Claim 10
Dependent Claim
55 words
The integrated circuit of claim 1 wherein said first and second orthogonal sections are spaced from said semiconductor body by a dielectric having a given thickness, and wherein said first and second orthogonal sections converge at a corner section spaced from said semiconductor body by a dielectric having a thickness greater than said given thickness.
Claim 11
Dependent Claim
49 words
The integrated circuit of claim 1 further characterized in that the gate electrodes of said matched transistors are designed so that in operation the channel current flowing between the source and drain regions of each transistor are nominally equal in magnitude, and opposite in direction, along two orthogonal axes.
Claim 12
Dependent Claim
119 words
An integrated circuit comprising at least first and second matched field effect transistors each having: a source region and a drain region formed in a semiconductor body and separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together; characterized in that the gate electrodes of said first and second matched transistors each define an equilateral polygon, wherein the sides of the polygon defined by the gate of said first transistor are oriented parallel to the sides of the polygon defined by the gate of said second transistor, and wherein the polygons defined by the gates of said first and second transistors are of unequal size.
Claim 13
Dependent Claim
119 words
An integrated circuit comprising at least first and second matched field effect transistors each having: a source region and a drain region formed in a semiconductor body and separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together; characterized in that the gate electrodes of said first and second matched transistors each define an equilateral polygon, wherein the sides of the polygon defined by the gate of said first transistor are oriented parallel to the sides of the polygon defined by the gate of said second transistor, and wherein the polygons defined by the gates of said first and second transistors are of unequal size.
Claim 14
Dependent Claim
20 words
The integrated circuit of claim 11 wherein said first and second matched transistor are spaced at least 100 micrometers apart.
Claim 15
Dependent Claim
20 words
The integrated circuit of claim 11 wherein said first and second matched transistor are spaced at least 1 millimeter apart.
Claim 16
Dependent Claim
38 words
The integrated circuit of claim 11 wherein said first matched transistor is located along a first edge of an integrated circuit chip, and said second matched transistor is located along a second edge of said integrated circuit chip.
Claim 17
Dependent Claim
52 words
The integrated circuit of claim 11 further characterized in that the gate electrodes of said first and second matched transistors are designed so that in operation the channel current flowing between the source and drain regions of said transistors are nominally equal in magnitude, and opposite in direction, along two orthogonal axes.
Claim 18
Dependent Claim
116 words
An integrated circuit comprising at least first and second matched field effect transistors each having a source region and a drain region formed in a semiconductor body and separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together; characterized in that the gate electrodes of said first and second matched transistors each define an equilateral polygon, wherein the sides of the polygon defined by the gate of said first transistor are oriented parallel to the sides of the polygon defined by the gate of said second transistor, and wherein said first and second matched transistors are spaced at least 100 micrometers apart.
Claim 19
Dependent Claim
116 words
An integrated circuit comprising at least first and second matched field effect transistors each having a source region and a drain region formed in a semiconductor body and separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together; characterized in that the gate electrodes of said first and second matched transistors each define an equilateral polygon, wherein the sides of the polygon defined by the gate of said first transistor are oriented parallel to the sides of the polygon defined by the gate of said second transistor, and wherein said first and second matched transistors are spaced at least 100 micrometers apart.
Claim 20
Dependent Claim
21 words
The integrated circuit of claim 16 wherein at least two of said matched transistor are spaced at least 1 millimeter apart.
Claim 21
Dependent Claim
44 words
The integrated circuit of claim 16 wherein a first one of said matched transistors is located along a first edge of an integrated circuit chip, and a second one of said matched transistors is located along a second edge of said integrated circuit chip.
Claim 22
Dependent Claim
50 words
The integrated circuit of claim 16 further characterized in that the gate electrodes of said matched transistors are designed so that in operation the channel current flowing between the source and drain regions of said matched transistors are nominally equal in magnitude, and opposite in direction, along two orthogonal axes.
Claim 23
Dependent Claim
142 words
An integrated circuit comprising at least two matched field effect transistors each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, with said matched transistors being spaced apart on said integrated circuit, and having their gate electrodes coupled together, characterized in that the gate electrodes of said matched transistors comprise first and second orthogonal sections that are of equal length, and wherein said first and second orthogonal sections that are of equal length, and wherein said first and second orthogonal sections are spaced from said semiconductor body by a dielectric having a given thickness, and wherein said first and second orthogonal sections converge at a corner section spaced from said semiconductor body by a dielectric having a thickness greater than said given thickness.
Claim 24
Dependent Claim
142 words
An integrated circuit comprising at least two matched field effect transistors each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, with said matched transistors being spaced apart on said integrated circuit, and having their gate electrodes coupled together, characterized in that the gate electrodes of said matched transistors comprise first and second orthogonal sections that are of equal length, and wherein said first and second orthogonal sections that are of equal length, and wherein said first and second orthogonal sections are spaced from said semiconductor body by a dielectric having a given thickness, and wherein said first and second orthogonal sections converge at a corner section spaced from said semiconductor body by a dielectric having a thickness greater than said given thickness.
Claim 25
Dependent Claim
88 words
An integrated circuit comprising at least first and second matched field effect transistor each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together, characterized in that the gate of each of said first and second matched transistors defines a circle, and wherein said first and second matched transistors are spaced at least 100 micrometers apart.
Claim 26
Dependent Claim
88 words
An integrated circuit comprising at least first and second matched field effect transistor each having doped source and drain regions formed in a semiconductor body, with said source and drain regions being separated by a channel region overlaid by a gate electrode, and with said first and second matched transistors having their gate electrodes coupled together, characterized in that the gate of each of said first and second matched transistors defines a circle, and wherein said first and second matched transistors are spaced at least 100 micrometers apart.
Claim 27
Dependent Claim
21 words
The integrated circuit of claim 21 wherein at said first and second matched transistor are spaced at least 1 millimeter apart.
Claim 28
Dependent Claim
38 words
The integrated circuit of claim 21 wherein said first matched transistor is located along a first edge of an integrated circuit chip, and said second matched transistor is located along a second edge of said integrated circuit chip.
References Cited (Backward Citations)
DE1906324A1
Cited
JPS5596672A
Cited
JPS55133572A
Cited
JPS5669865A
Cited
JPS57133677A
Cited
JPS5932175A
Cited
JPS5934666A
Cited
US4748487A
Cited
US4636825A
Cited
EP0248270A2
Cited
JPS63204655A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-12 | 1995-02-11 | 1995-08-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-12 | 1999-02-11 | 1999-08-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-12 | 2003-02-11 | 2003-08-13 | $7700.00 | Window Closed / Lapsed |