← Back to Patent Explorer
US5036409A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal selection arrangement

Assignee: Deutsche Thomson Brandt GmbH
•
Filing: 1989-03-15
•
Granted: 1991-07-30
•
Expires: 2009-03-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Several signal sources that produce corresponding digitally coded signals are coupled to a selection circuit. A microprocessor controls signal selection switches that select one of the signal sources in accordance with a priority schedule, provided that the signal source produces a signal at a frequency that is within a predetermined range of frequencies. The selected signal is then recorded in a tape recorder or forwarded to a signal reproducer device. To test whether a given signal source generates a signal at a frequency that is suitable for recording or reproducing purposes, the digitally coded signals from that source is coupled to an input of a phase-lock-loop circuit (PLL). When the signal causes a lock-in condition in the PLL, that signal source is then selected. If the lock-in condition does not occur, the test is applied to another signal source that is next in the priority schedule.

Inventors

  • 👤 Jurgen Kaaden
  • 👤 Dietmar Uhde

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 23:31
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; G11B20/1816

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 223 words
A signal recorder or reproducer apparatus, comprising: a plurality of input terminals, each receiving a corresponding input signal from a corresponding signal source; a frequency detector comprising a phase-lock loop circuit coupled to said input terminals for producing a detector output signal in accordance with an output signal of said phase-lock-loop circuit such that the presence of said detector output signal indicates that a frequency of a given input signal of the input signals is within a predetermined range of frequencies, said detector including means for detecting that said phase-lock-loop circuit is in a non phase-locked condition: means for establishing a priority among the input signals received at said input terminals, said priority being determined by a priority schedule in accordance with a selection procedure; means coupled to said input terminals and to said priority establishing means and responsive to said detector output signal for selecting from said input terminals that input terminal which receives said input signal having both said frequency that is within said predetermined range of frequencies as determined by said detector output signal and said priority as determined by said priority obtained from said priority schedule in accordance with said selection procedure; and signal recording or reproducing means coupled to the selected input terminal for recording or reproducing the input signal that is received at said selected input terminal.
Claim 2
Dependent Claim 223 words
A signal recorder or reproducer apparatus, comprising: a plurality of input terminals, each receiving a corresponding input signal from a corresponding signal source; a frequency detector comprising a phase-lock loop circuit coupled to said input terminals for producing a detector output signal in accordance with an output signal of said phase-lock-loop circuit such that the presence of said detector output signal indicates that a frequency of a given input signal of the input signals is within a predetermined range of frequencies, said detector including means for detecting that said phase-lock-loop circuit is in a non phase-locked condition: means for establishing a priority among the input signals received at said input terminals, said priority being determined by a priority schedule in accordance with a selection procedure; means coupled to said input terminals and to said priority establishing means and responsive to said detector output signal for selecting from said input terminals that input terminal which receives said input signal having both said frequency that is within said predetermined range of frequencies as determined by said detector output signal and said priority as determined by said priority obtained from said priority schedule in accordance with said selection procedure; and signal recording or reproducing means coupled to the selected input terminal for recording or reproducing the input signal that is received at said selected input terminal.
Claim 3
Dependent Claim 81 words
An apparatus according to claim 1 further comprising, means for developing at one of said input terminals an analog signal wherein, when none of the other ones of said input signals that have higher priority than said analog signals is at said frequency that is within said predetermined range, said selecting means selects said one of said input terminals where said analog signal is developed such that said analog signal is recorded or reproduced in said signal recording or reproducing means.
Claim 4
Dependent Claim 19 words
An apparatus according to claim 1 wherein said detector is coupled to a microprocessor that establishes said priority schedule.
Claim 5
Dependent Claim 17 words
An apparatus according to claim 3 further comprising, means for changing a sequence of said priority schedule.

References Cited (Backward Citations)

US3922641A Cited
US4151565A Cited
US4231071A Cited
DE3126731A1 Cited
US4398219A Cited
GB2152269A Cited
US4688205A Cited
US4872151A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-29 1995-01-28 1995-07-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-29 1999-01-28 1999-07-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-29 2003-01-28 2003-07-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag