← Back to Patent Explorer
US4688205A Expired / Lapsed US ⏱️ 0.0 years remaining

Data demodulation apparatus

Assignee: Toshiba Corp
•
Filing: 1985-06-26
•
Granted: 1987-08-18
•
Expires: 2005-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data demodulation apparatus comprises an optical head for reading out code data from a recording medium, the code data having been modulated according to the timing of a clock pulse of a predetermined frequency and recorded in the recording medium, a reproduction pulse generating PLL circuit supplied with the clock pulse and the code data, and for generating a reproduction pulse synchronized in phase and frequency with the clock pulse in a first mode, and a reproduction pulse synchronized in phase with the code data in a second mode, and means for demodulating the code data according to the timing of the reproduction pulse. The frequency of the reproduction pulse is detected by a detector circuit. The frequency of the reproduction pulse is compared with that of the clock pulse. When a difference between both frequencies is within a tolerable range, the PLL circuit is set in the second mode. When a difference between both frequencies is not within the tolerable range, it is set in the first mode.

Inventors

  • 👤 Takashi Abiko

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 21:41
CPC Classifications
G; G11; G11B; G11B7/00; G11B7/24; G11B7/2407; G11B7/24085; G11B20/00; G11B20/10; G11B20/12; G11B20/14; G11B20/1403; G11B20/1423; G11B20/1426; G11B7/004; G11B7/0045; G11B20/1217; G11B20/1258; G11B2220/00; G11B2220/20; G11B2220/25; G11B2220/2537

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 168 words
A data demodulation apparatus comprising: means for reading out code data from a recording medium, said code data having been modulated according to the timing of a clock pulse of a predetermined frequency and recorded in said recording medium; generating means, supplied with said clock pulse and said code data, for generating a reproduction pulse synchronized in both phase and frequency with said clock pulse in a first mode (pull-in control), and a reproduction pulse synchronized in phase with said code data in a second mode (lock-in control); means for demodulating code data according to the timing of said reproduction pulse; comparing means, connected to said generating means, for comparing the frequency of said reproduction pulse with that of said clock pulse, for setting said generating means in the second mode, when a frequency difference between the reproduction pulse and the clock pulse is within a tolerable range, and for setting said generating means in the first mode, when the frequency difference is not within the tolerable range.
Claim 2
Dependent Claim 168 words
A data demodulation apparatus comprising: means for reading out code data from a recording medium, said code data having been modulated according to the timing of a clock pulse of a predetermined frequency and recorded in said recording medium; generating means, supplied with said clock pulse and said code data, for generating a reproduction pulse synchronized in both phase and frequency with said clock pulse in a first mode (pull-in control), and a reproduction pulse synchronized in phase with said code data in a second mode (lock-in control); means for demodulating code data according to the timing of said reproduction pulse; comparing means, connected to said generating means, for comparing the frequency of said reproduction pulse with that of said clock pulse, for setting said generating means in the second mode, when a frequency difference between the reproduction pulse and the clock pulse is within a tolerable range, and for setting said generating means in the first mode, when the frequency difference is not within the tolerable range.
Claim 3
Dependent Claim 100 words
A data demodulation apparatus according to claim 1, in which said generating means includes a voltage controlled oscillator, a phase comparator for detecting the phase difference between said code data and the output pulse of said voltage controlled oscillator, a phase/frequency comparator for detecting the phase difference and the frequency difference between said clock pulse and the output pulse of said voltage controlled oscillator, and a selector for selectively supplying the output signal of said phase comparator or said phase/frequency comparator to said voltage controlled oscillator, wherein the output signal of said voltage controlled oscillator serves as the reproduction pulse.
Claim 4
Dependent Claim 75 words
A data demodulation apparatus according to claim 1, in which said comparing means includes a check length counter for frequency dividing said reproduction pulse by a predetermined frequency dividing ratio, and detector means for counting said clock pulse between the adjacent pulses output from said check length counter and for checking whether or not a difference between the counted value and said frequency dividing ratio of said check length counter is within a tolerable range.
Claim 5
Dependent Claim 17 words
A data demodulation apparatus according to claim 3, said tolerable range of said detector means being variable.
Claim 6
Dependent Claim 17 words
A data demodulation apparatus according to claim 1, being said code data is 2-7 converted code data.

References Cited (Backward Citations)

US4495474A Cited
US4611319A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-08-17 1991-02-16 1991-08-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-08-17 1995-02-16 1995-08-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-08-17 1999-02-16 1999-08-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag