← Back to Patent Explorer
US5034637A Expired / Lapsed US ⏱️ 0.0 years remaining

Push-pull output stage of integrated circuit for reducing ground bounce noise

Assignee: Texas Instruments Deutschland GmbH
•
Filing: 1990-02-15
•
Granted: 1991-07-23
•
Expires: 2010-02-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A push-pull output stage of an integrated circuit for generating a pulse-like output signal in dependence upon a pulse-like input signal. The integrated circuit of which the push-pull output stage is a part is susceptible to high switching speeds in which the pulse-like signal varies between high and low voltage levels. The push-pull output stage inhibits the overshoot of the pulse-like signal leading to inaccurate interpretation of the pulse-like signal as having a high voltage level when the pulse-like signal actually has a low voltage level. The output stage includes output field-effect transistors comprising two groups (12, 14) of parallel-connected subtransistors (TN1 to TNn, TP1 to TPn). The gate zones of the subtransistors in each respective group are connected together. To the gate zones of the subtransistors (TN1 to TNn) of at least one (12) of the two groups (12, 14) a current dissipating or grounding transistor (TS1) is connected. The current grounding transistor (TS1) is the output transistor of a current mirror circuit (TS1, TS2, TS3, TS4) which is made up solely of field-effect transistors and to the input transistor (TS2) of which a current dependent on the input signal is supplied for controlling the current grounding transistor (TS1).

Inventors

  • 👤 Horst A. Jungert

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 04:56
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872; H03K17/16; H03K17/161; H03K17/162; H03K17/163; H03K17/164

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 354 words
A push-pull output stage of an integrated circuit for generating a pulse-like output signal in dependence upon a pulse-like input signal susceptible to high switching speeds in which the pulse-like signal varies between high and low voltage levels while inhibiting the overshoot of the pulse-like signal leading to inaccurate interpretation of the pulse-like signal as having a high voltage level when the pulse-like signal actually has a low voltage level, said push-pull output stage comprising: a first plurality of output field effect transistors having respective source and drain regions and gate electrodes extending therebetween, said first plurality of output field-effect transistors being connected in parallel and having their gate electrodes connected together to define a first group of subtransistors; a second plurality of output field-effect transistors having respective source and drain regions and gate electrodes extending therebetween, said second plurality of output field-effect transistors being connected in parallel and having their gate electrodes connected together to define a second group of subtransistors; each of said subtransistors of said first group of subtransistors being connected in series to the corresponding subtransistor of said second group of subtransistors; said first and second groups of subtransistors being respectively provided with the input signal; an output line connected between each subtransistor of said first group of subtransistors and the corresponding subtransistor of said second group of subtransistors and terminating in an output terminal; a current grounding field-effect transistor having source and drain regions and a gate electrode extending therebetween connected to the connected gate electrodes of the subtransistors of at least one of the two groups of subtransistors; a current mirror circuit including a plurality of serially connected field-effect transistors, one of said plurality of serially connected field-effect transistors of said current mirror circuit defining an input transistor and said current grounding field-effect transistor defining an output transistor of the current mirror circuit, the gate electrodes of said input and output transistors of said current mirror circuit being connected to each other; and said input transistor of said current mirror circuit being provided with a current dependent upon the input signal for controlling said current grounding field-effect transistor.
Claim 2
Dependent Claim 354 words
A push-pull output stage of an integrated circuit for generating a pulse-like output signal in dependence upon a pulse-like input signal susceptible to high switching speeds in which the pulse-like signal varies between high and low voltage levels while inhibiting the overshoot of the pulse-like signal leading to inaccurate interpretation of the pulse-like signal as having a high voltage level when the pulse-like signal actually has a low voltage level, said push-pull output stage comprising: a first plurality of output field effect transistors having respective source and drain regions and gate electrodes extending therebetween, said first plurality of output field-effect transistors being connected in parallel and having their gate electrodes connected together to define a first group of subtransistors; a second plurality of output field-effect transistors having respective source and drain regions and gate electrodes extending therebetween, said second plurality of output field-effect transistors being connected in parallel and having their gate electrodes connected together to define a second group of subtransistors; each of said subtransistors of said first group of subtransistors being connected in series to the corresponding subtransistor of said second group of subtransistors; said first and second groups of subtransistors being respectively provided with the input signal; an output line connected between each subtransistor of said first group of subtransistors and the corresponding subtransistor of said second group of subtransistors and terminating in an output terminal; a current grounding field-effect transistor having source and drain regions and a gate electrode extending therebetween connected to the connected gate electrodes of the subtransistors of at least one of the two groups of subtransistors; a current mirror circuit including a plurality of serially connected field-effect transistors, one of said plurality of serially connected field-effect transistors of said current mirror circuit defining an input transistor and said current grounding field-effect transistor defining an output transistor of the current mirror circuit, the gate electrodes of said input and output transistors of said current mirror circuit being connected to each other; and said input transistor of said current mirror circuit being provided with a current dependent upon the input signal for controlling said current grounding field-effect transistor.
Claim 3
Dependent Claim 83 words
A push-pull output stage as set forth in claim 1, wherein said current mirror circuit includes a control field-effect transistor connected in series to said input transistor, said control transistor having source and drain regions and a gate electrode extending therebetween; the gate electrode of said control transistor being connected to the gate electrodes of said at least one group of subtransistors and being responsive to the input signal for controlling the current supplied to said input transistor of said current mirror circuit.
Claim 4
Dependent Claim 81 words
A push-pull output stage as set forth in claim 2, wherein said current mirror circuit further includes a switching transistor connected in series with said control transistor and having source and drain regions and a gate electrode extending therebetween; and the gate electrode of said switching transistor receiving the input signal such that said switching transistor is responsible for controlling the current flowing through said current mirror circuit to said control transistor and said input transistor of said current mirror circuit.
Claim 5
Dependent Claim 49 words
A push-pull output stage as set forth in claim 1, wherein the second plurality of output field-effect transistors defining said second group of subtransistors are of opposite channel polarity with respect to the channel polarity of said first plurality of output field-effect transistors defining said first group of subtransistors.
Claim 6
Dependent Claim 138 words
A push-pull output stage as set forth in claim 3, further including a delay circuit connected to the input of said at least one group of subtransistors for receiving the input signal; a ground-connected field-effect transistor having source and drain regions and a gate electrode extending therebetween, one of said source and drain regions of sasid ground-connected transistor being connected between the gate electrodes of said input and output transistors of said current mirror circuit; and said delay circuit having an output connected to the gate electrode of said ground-connected transistor; the connection between the gate electrodes of said input and output transistors of said current mirror circuit being applied via the ground-connected transistor to ground in response to the signal at the output of said delay circuit assuming a high voltage value rendering said ground-connected transistor conductive.

References Cited (Backward Citations)

US4771195A Cited
US4785201A Cited
US4789793A Cited
US4918339A Cited
US4820942A Cited
US4908528A Cited
US4885485A Cited
US4961010A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-22 1995-01-21 1995-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-22 1999-01-21 1999-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-22 2003-01-21 2003-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag