US5031141A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for generating self-timing for on-chip cache
Assignee: Intel Corp
•
Filing: 1990-04-06
•
Granted: 1991-07-09
•
Expires: 2010-04-06
Abstract
Abstract A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and while operations occur in a second phase of the clock cycle and in which the operations to be accomplished in the second phase require a time for performance which may exceed the length of the second phase comprising means for generating the beginning of a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible, and means for terminating the write select signal after a delay initiated by second phase of the clock cycle and termianted after a time sufficient to allow a write to take plate which time may actually extend into the next phase of the clock cycle.
Inventors
- 👤 Douglas Guddat
- 👤 Paul Madland
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 02:41
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0844; G06F12/0855; G06F12/0893; G11; G11C; G11C7/00; G11C7/22
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
108 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle comprising means for generating a write pulse, means for generating a signal to indicate a hit has occurred in the cache memory, means for comparing the coincidence of the write pulse and the signal indicating a hit to initiate a write select signal, means for providing a delay indicating the length of a write select signal, and means for terminating the write select signal after such delay.
Claim 2
Dependent Claim
108 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle comprising means for generating a write pulse, means for generating a signal to indicate a hit has occurred in the cache memory, means for comparing the coincidence of the write pulse and the signal indicating a hit to initiate a write select signal, means for providing a delay indicating the length of a write select signal, and means for terminating the write select signal after such delay.
Claim 3
Dependent Claim
72 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 1 in which the means for generating a signal to indicate a hit has occurred in the cache memory comprises means for interrogating a tag portion of the cache memory apart from other portions of the cache memory whereby the interrogation of the tag portion may be accomplished in a single phase of the clock cycle.
Claim 4
Dependent Claim
158 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle and in which the operations to be accomplished in the second phase require a time for performance which may exceed the length of the second phase comprising means for generating the beginning of a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible, and means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle whereby the timing signals operating the cache memory are separated from the timing signals used for the system.
Claim 5
Dependent Claim
158 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle and in which the operations to be accomplished in the second phase require a time for performance which may exceed the length of the second phase comprising means for generating the beginning of a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible, and means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle whereby the timing signals operating the cache memory are separated from the timing signals used for the system.
Claim 6
Dependent Claim
77 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 3 in which the means for generating the beginning of a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible comprises means for generating a signal indicating a hit has occurred, and means responsive to the simultaneous application of a hit signal and a write pulse for generating a sense pulse.
Claim 7
Dependent Claim
93 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 3 in which the means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle comprises means for generating a delay modelled on the time required to determine that a hit has occurred and the time required to write to a memory cell.
Claim 8
Dependent Claim
93 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 4 in which the means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle comprises means for generating a delay modelled on the time required to determine that a hit has occurred and the time required to write to a memory cell.
Claim 9
Dependent Claim
59 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 6 further comprising means responsive to the means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place for terminating a read operation.
Claim 10
Dependent Claim
183 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle and in which the operations to be accomplished in the two phases require a time for performance which may exceed the length of the phases when measured from the beginning of each phase comprising means for initiating a read operation a predetermined time after the beginning of a first phase of a clock cycle, means for initiating a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible, and means for terminating the write select signal after a delay initiated by the second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle whereby the timing signals operating the cache memory are separated from the timing signals used for the system.
Claim 11
Dependent Claim
183 words
A circuit for generating timing signals for operating an on-chip cache memory in which read operations of the cache memory occur in a first phase of a clock cycle and write operations occur in a second phase of the clock cycle and in which the operations to be accomplished in the two phases require a time for performance which may exceed the length of the phases when measured from the beginning of each phase comprising means for initiating a read operation a predetermined time after the beginning of a first phase of a clock cycle, means for initiating a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible, and means for terminating the write select signal after a delay initiated by the second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle whereby the timing signals operating the cache memory are separated from the timing signals used for the system.
Claim 12
Dependent Claim
59 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 8 further comprising means responsive to the means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place for terminating a read operation.
Claim 13
Dependent Claim
77 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 8 in which the means for generating the beginning of a write select signal as soon after the occurrence of both a write pulse and a hit signal as possible comprises means for generating a signal indicating a hit has occurred, and means responsive to the simultaneous application of a hit signal and a write pulse for generating a sense pulse.
Claim 14
Dependent Claim
93 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 8 in which the means for terminating the write select signal after a delay initiated by second phase of the clock cycle and terminated after a time sufficient to allow a write to take place which time may actually extend into the next phase one of the clock cycle comprises means for generating a delay modelled on the time required to determine that a hit has occurred and the time required to write to a memory cell.
Claim 15
Dependent Claim
48 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 10 in which the means for generating a signal indicating a hit has occurred comprises means for generating a signal having a true edge which may be used as a timing signal.
Claim 16
Dependent Claim
69 words
A circuit for generating timing signals for operating an on-chip cache memory as claimed in claim 10 in which the means for generating a signal indicating a hit has occurred comprises a plurality of means for comparing an address with a stored address, and means for generating a signal when one and only one of the means for comparing an address with a stored address produces a true signal.
References Cited (Backward Citations)
US4219883A
Cited
US4794567A
Cited
US4628489A
Cited
US4833642A
Cited
US4872138A
Cited
US4926384A
Cited
US4953129A
Cited
US4945512A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-07-08 | 1995-01-07 | 1995-07-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-07-08 | 1999-01-07 | 1999-07-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-07-08 | 2003-01-07 | 2003-07-09 | $7700.00 | Window Closed / Lapsed |