US5023688A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Transfer gate with the improved cut-off characteristic
Assignee: Toshiba Corp
•
Filing: 1989-12-07
•
Granted: 1991-06-11
•
Expires: 2009-12-07
Abstract
Abstract A transfer gate is made up of at least two p-channel MOS FETs and at least two n-channel MOS FETs. The current paths of the n-channel MOS FETs are connected in series, and the conduction of the FETs is controlled by a first control signal applied to the gates thereof. The current paths of the p-channel MOS FETs are also connected in series, and the conduction of the FETs is controlled by a second control signal applied to the gates thereof. The first and second control signals are opposite phase. The series circuit of the current paths of the p-channel FETs is connected in parallel to the series circuit of the current paths of the n-channel FETs. The p-channel FETs are formed in at least two n-type well regions, which is formed in the major surface region of a p-type semiconductor substrate at different locations separated from each other by predetermined distances.
Inventors
- 👤 Kazumasa Ando
- 👤 Hideo Sakai
- 👤 Miki Sakai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:51
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/6871; H03K17/6872; H10D84/80; H10D84/82; H10D84/83; H10D84/85
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
215 words
A transfer gate comprising: a semiconductor substrate of a first conductivity type; a plurality of well regions of a second conductivity type formed in a major surface region of said semiconductor substrate at different locations separated from each other by predetermined distances; an input node to which a signal is supplied; an output node for outputting the signal supplied through the input node to an analog circuit; a plurality of MOS FETs of the first conductivity type formed in the major surface region of the semiconductor substrate and connected in series to form a current path, one end of said current path being connected to the input node, another end of said current path being connected to the output node, and a first common control signal being supplied to gates of said MOS FETs for on/off control; and a plurality of MOS FETs of the second conductivity type formed in the well regions and connected in series to form a current path, one end of said current path being connected to the input node, the other end of said current path being connected to the output node, and a second common control signal opposite in phase to the first common control signal being supplied to the gates of said MOS FETs for the on/off control.
Claim 2
Dependent Claim
215 words
A transfer gate comprising: a semiconductor substrate of a first conductivity type; a plurality of well regions of a second conductivity type formed in a major surface region of said semiconductor substrate at different locations separated from each other by predetermined distances; an input node to which a signal is supplied; an output node for outputting the signal supplied through the input node to an analog circuit; a plurality of MOS FETs of the first conductivity type formed in the major surface region of the semiconductor substrate and connected in series to form a current path, one end of said current path being connected to the input node, another end of said current path being connected to the output node, and a first common control signal being supplied to gates of said MOS FETs for on/off control; and a plurality of MOS FETs of the second conductivity type formed in the well regions and connected in series to form a current path, one end of said current path being connected to the input node, the other end of said current path being connected to the output node, and a second common control signal opposite in phase to the first common control signal being supplied to the gates of said MOS FETs for the on/off control.
Claim 3
Dependent Claim
65 words
The transfer gate according to claim 1, further comprising an impurity region of the first conductivity type which is formed in the major surface region of said semiconductor substrate at a location between said well regions, said impurity region having an impurity concentration higher than said semiconductor substrate, being coupled for reception with ground potential, and electrically isolating said well regions one from the other.
Claim 4
Dependent Claim
46 words
The transfer gate according to claim 1, further comprising a sub-region of the second conductivity type formed in each of said plurality of well regions, said sub-regions having an impurity concentration higher than said well regions and being coupled for reception with a power source potential.
Claim 5
Dependent Claim
24 words
The transfer gate according to claim 1, in which said first conductivity type is a p-type, and said second conductivity type is an n-type.
References Cited (Backward Citations)
US4511814A
Cited
EP0158292A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-10 | 1994-12-10 | 1995-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-10 | 1998-12-10 | 1999-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-10 | 2002-12-10 | 2003-06-11 | $7700.00 | Window Closed / Lapsed |