US5023192A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a bipolar transistor
Assignee: US Philips Corp
•
Filing: 1990-09-13
•
Granted: 1991-06-11
•
Expires: 2010-09-13
Abstract
Abstract A first device region (20) of one conductivity type is provided adjacent one major surface (11) of a semiconductor body (10). A layer (30) doped with impurities of the opposite conductivity type is provided on the one major surface (11) for forming an extrinsic subsidiary region (41) of a second device region (40) of the opposite conductivity type. An opening (31) is formed through the doped layer (30). Impurities for forming a coupling region (43) of the opposite conductivity type are introduced through the opening (31) prior to defining an insulating first portion (50) on the side wall (32) of the doped layer (30) to form a first window (80). Impurities for forming an intrinsic subsidiary region (42) of the second device region (40) are introduced through the first window (80). A second portion (60) is then defined on the insulating first portion (50) to form a smaller second window (90), and impurities for forming a third device region (70) through the second window (90) so that the extrinsic subsidiary region (41) and third device region are well spaced whilst the coupling region (43) enables good connection between the extrinsic and intrinsic subsidiary regions (41 and 42).
Inventors
- 👤 Wilhelmus J. Josquin
- 👤 Jan Van Dijk
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:50
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D30/0227; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/069; H10D10/00; H10D10/01; H10D10/051; H10D30/60; H10D30/601; H10D64/00; H10D64/01; H10D64/021; H10P; H10P50/00; H10P50/20; H10P50/28; H10W20/071; H10W20/074; H10W20/075; Y; Y10; Y10S; Y10S148/00; Y10S148/043
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
221 words
A method of manufacturing a semiconductor device, which method comprises providing a semiconductor body having adjacent one major surface a first device region of one conductivity type, providing on the one major surface a layer doped with impurities for forming an extrinsic subsidiary region of a second device region of the opposite conductivity type within the first device region, forming an opening through the doped layer, defining a first portion of an insulating material on the side wall of the doped layer bounding the opening and a second portion of a different material on the first portion, and introducing through the opening impurities for forming an intrinsic subsidiary region of the opposite conductivity type second device region within the first device region and a third device region of the one conductivity type within the intrinsic subsidiary region, characterised by introducing impurities for forming a coupling region of the opposite conductivity type through the opening prior to defining the insulating first portion on the side wall of the doped layer to form a first window, introducing the impurities for forming the intrinsic subsidiary region of the second device region through the first window, defining the second portion on the insulating first portion to form a smaller second window, and introducing the impurities for forming the third device region through the second window.
Claim 2
Independent Claim
221 words
A method of manufacturing a semiconductor device, which method comprises providing a semiconductor body having adjacent one major surface a first device region of one conductivity type, providing on the one major surface a layer doped with impurities for forming an extrinsic subsidiary region of a second device region of the opposite conductivity type within the first device region, forming an opening through the doped layer, defining a first portion of an insulating material on the side wall of the doped layer bounding the opening and a second portion of a different material on the first portion, and introducing through the opening impurities for forming an intrinsic subsidiary region of the opposite conductivity type second device region within the first device region and a third device region of the one conductivity type within the intrinsic subsidiary region, characterised by introducing impurities for forming a coupling region of the opposite conductivity type through the opening prior to defining the insulating first portion on the side wall of the doped layer to form a first window, introducing the impurities for forming the intrinsic subsidiary region of the second device region through the first window, defining the second portion on the insulating first portion to form a smaller second window, and introducing the impurities for forming the third device region through the second window.
Claim 3
Dependent Claim
43 words
A method according to claim 1, further characterised by implanting the impurities for forming the coupling region using a dose and energy such that the coupling region is more shallow and lowly doped than the intrinsic subsidiary region of the second device region.
Claim 4
Dependent Claim
59 words
A method according to claim 2, further characterised by defining the insulating first portion by anisotropically etching an insulating first layer provided over the opening and by defining the second portion by anisotropically etching a second layer of a material different from the insulating first layer provided over the first window selectively with respect to the insulating first region.
Claim 5
Dependent Claim
59 words
A method according to claim 1, further characterised by defining the insulating first portion by anisotropically etching an insulating first layer provided over the opening and by defining the second portion by anisotropically etching a second layer of a material different from the insulating first layer provided over the first window selectively with respect to the insulating first region.
Claim 6
Dependent Claim
37 words
A method according to claim 4, further characterised by providing a further insulating layer over the first window prior to the second layer and anisotropically etching the second layer selectively with respect to the further insulating layer.
Claim 7
Dependent Claim
18 words
A method according to claim 1, further characterised by providing the second portion as an insulating material portion.
Claim 8
Dependent Claim
24 words
A method according to claim 1, further characterised by providing the first and second portions as portions of silicon oxide and polycrystalline silicon, respectively.
Claim 9
Dependent Claim
34 words
A method according to claim 1, further characterised by introducing the impurities to form the third device region by providing a layer doped with impurities of the one conductivity type in the second window.
Claim 10
Dependent Claim
29 words
A method according to claim 1, further characterised by defining the first, second and third device regions as the collector, base and emitter regions, respectively, of a bipolar transistor.
References Cited (Backward Citations)
US4581319A
Cited
JPS6081862A
Cited
US4689872A
Cited
US4780427A
Cited
JPS63111667A
Cited
US4772566A
Cited
JPS6459955A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-10 | 1994-12-10 | 1995-06-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-10 | 1998-12-10 | 1999-06-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-10 | 2002-12-10 | 2003-06-11 | $7700.00 | Window Closed / Lapsed |