← Back to Patent Explorer
US5022580A Expired / Lapsed US ⏱️ 0.0 years remaining

Vernier structure for flip chip bonded devices

Assignee: GEC-MARONI Ltd
•
Filing: 1989-03-16
•
Granted: 1991-06-11
•
Expires: 2009-03-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A flip-chip solder bonding structure having first and second components. Each component is made from a substrate haivng on one surface an array of solderable pads. Selected pads have solder bumps deposited thereon with each surface having a plurality of alignment marks formed thereon whereby when the components are positioned face to face, the arrays register with one another to enable a solder bond to be formed. The respective pluralities of alignment marks may be inspected to assess their relative positions in order to determine the accuracy of the solder bond. The solderable pads and the alignment marks on each surface are formed during the same processing stage as metallized regions. The solder bumps are applied to the metallized regions forming the alignment marks.

Inventors

  • 👤 David J. Pedder

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 11:11
CPC Classifications
H; H10; H10W; H10W46/00; H05; H05K; H05K1/00; H05K1/02; H05K1/0266; H05K1/0269; G; G02; G02B; G02B6/00; G02B6/24; G02B6/42; G02B6/4201; G02B6/4219; G02B6/4228; G02B6/4232; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09372; H05K2201/09409; H05K2201/09654; H05K2201/09781; H05K2203/00; H05K2203/16; H05K2203/166; H05K3/00; H05K3/30; H05K3/303; H05K3/32; H05K3/34; H05K3/341; H05K3/3431; H05K3/3436; H05K3/3465; H10W46/601; H10W72/00; H10W72/071; H10W72/072; H10W72/07221; H10W72/07227; H10W72/07231; H10W72/07236; H10W72/07251; H10W72/20; Y; Y10; Y10S; Y10S438/00; Y10S438/975; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913; Y10T29/49133

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 123 words
A flip-chip solder bonding structure comprising first and second components each comprising a substrate having on one surface an array of solderable pads, selected pads having solder bumps deposited thereon, and each surface having a plurality of alignment marks formed thereon whereby when the components are positioned face to face, the arrays register with one another to enable a solder bond to be formed and the respective pluralities of alignment marks may be inspected to assess their relative positions in order to determine the accuracy of the solder bond, the solderable pads and the alignment marks on each surface being formed during the same processing stage as metallised regions and wherein solder bumps are applied to the metallised regions forming the alignment marks.
Claim 2
Dependent Claim 123 words
A flip-chip solder bonding structure comprising first and second components each comprising a substrate having on one surface an array of solderable pads, selected pads having solder bumps deposited thereon, and each surface having a plurality of alignment marks formed thereon whereby when the components are positioned face to face, the arrays register with one another to enable a solder bond to be formed and the respective pluralities of alignment marks may be inspected to assess their relative positions in order to determine the accuracy of the solder bond, the solderable pads and the alignment marks on each surface being formed during the same processing stage as metallised regions and wherein solder bumps are applied to the metallised regions forming the alignment marks.
Claim 3
Dependent Claim 28 words
A structure as claimed in claim 1 wherein each plurality of alignment marks is formed as a row of marks spaced by a predetermined distance from one another.
Claim 4
Dependent Claim 25 words
A structure as claimed in claim 2 wherein each mark is formed as a bar extending laterally of the direction of the row of marks.
Claim 5
Dependent Claim 34 words
A structure as claimed in claim 3 wherein solder bumps are formed on the ends of the bars in a staggered array so that adjacent bars have solder bumps formed at opposite bar ends.
Claim 6
Dependent Claim 57 words
A structure as claimed in claim 2 wherein the rows of marks form a vernier scale and which cooperate when the bond is formed so that the degree of inaccuracy in the relative positions of the substrates can be determined by noting the distances of the aligned marks of the series of marks from a reference position.
Claim 7
Dependent Claim 104 words
A structure as claimed in claim 5 wherein one substrate surface has two rows of marks parallel to one another and spaced by a predetermined distance, the marks of each row having a similar spacing but the marks of one row being located midway between the marks of the other row, and wherein the other substrate surface has a further row of marks having a different spacing from said similar spacing, the further row of marks being positioned between the said two rows of marks when the bond is formed in order to define vernier scales with each of said two rows of marks.
Claim 8
Dependent Claim 22 words
A structure as claimed in claim 6 wherein a said vernier scale is formed along each side edge of a substrate surface.

References Cited (Backward Citations)

GB1273515A Cited
US3811186A Cited
GB2045523A Cited
GB2073950A Cited
EP0126621B1 Cited
WO1987001509A1 Cited
US4878611A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-06-10 1994-12-10 1995-06-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-06-10 1998-12-10 1999-06-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-06-10 2002-12-10 2003-06-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag