← Back to Patent Explorer
US5016010A Expired / Lapsed US ⏱️ 0.0 years remaining

System for controlling a number of bits required to represent coded output data

Assignee: Victor Company of Japan Ltd
•
Filing: 1990-01-22
•
Granted: 1991-05-14
•
Expires: 2010-01-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An encoder encodes input data into codes and outputs the codes. The numbers of bits required to represent the codes which are outputted from the encoder during respective first predetermined periods (such as periods for scanning a block of pixels) are predicted. The predicted numbers are added to derive a sum therefore. Such a sum is generated during each of a plurality of second predetermined periods (such as one-frame periods), which are longer than each of the first periods. An actual number of bits required to represent the output codes from the encoder is controlled in accordance with the derived sum. Differences between the predicted numbers of bits representing the output codes and the actual numbers of bits representing the output codes which are generated during the respective first periods are sequentially generated. The differences are accumulated into an accumulated value. The actual number of bits representing the output codes from the encoder is controlled in accordance with the accumulated value. The actual number of bits representing the codes which are outputted from the encoder during each second period can thus be held to be equal to or less than a predetermined number.

Inventors

  • 👤 Kenji Sugiyama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 04:03
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/30; H04; H04N; H04N19/00; H04N19/10; H04N19/102; H04N19/124; H04N19/126; H04N19/134; H04N19/146; H04N19/149; H04N19/15; H04N19/169; H04N19/17; H04N19/176; H04N19/18; H04N19/189; H04N19/192; H04N19/48; H04N19/60; H04N19/152

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 195 words
A system for controlling a number of bits required to represent coded output data, comprising: means for encoding input data into codes and outputting said codes; means for predicting the number of bits in output codes which are outputted from the encoding means during respective first predetermined periods; means for adding the predicted numbers of bits in the output codes to derive a sum thereof which is generated during a second predetermined period longer that said first periods; means for controlling an actual number of bits in the output codes from the encoding means in accordance with the derived sum; means for sequentially generating differences between the predicted number of bits of the output codes and the actual numbers of bits of the output codes which are generated during respective first periods; means for accumulating said differences into an accumulated value; and means for controlling the actual numbers of bits of the output codes from the encoding means in accordance with the accumulated value; whereby the actual number of bits in the codes which are outputted from the encoding means during each second period can be held equal to or smaller than a predetermined amount.
Claim 2
Independent Claim 195 words
A system for controlling a number of bits required to represent coded output data, comprising: means for encoding input data into codes and outputting said codes; means for predicting the number of bits in output codes which are outputted from the encoding means during respective first predetermined periods; means for adding the predicted numbers of bits in the output codes to derive a sum thereof which is generated during a second predetermined period longer that said first periods; means for controlling an actual number of bits in the output codes from the encoding means in accordance with the derived sum; means for sequentially generating differences between the predicted number of bits of the output codes and the actual numbers of bits of the output codes which are generated during respective first periods; means for accumulating said differences into an accumulated value; and means for controlling the actual numbers of bits of the output codes from the encoding means in accordance with the accumulated value; whereby the actual number of bits in the codes which are outputted from the encoding means during each second period can be held equal to or smaller than a predetermined amount.
Claim 3
Independent Claim 105 words
A system for controlling a number of bits required to represent coded output data, comprising: means for encoding input data into codes and outputting said codes; means for predicting a rate of outputting of the codes from the encoding means; means for controlling an actual rate of outputting of the codes from the encoding means in accordance with the predicted rate; means for detecting a difference between the actual rate and the target rate of outputting of the codes from the encoding means; and means for controlling the actual rate of outputting of the codes from the encoding means in accordance with the detected difference.
Claim 4
Independent Claim 105 words
A system for controlling a number of bits required to represent coded output data, comprising: means for encoding input data into codes and outputting said codes; means for predicting a rate of outputting of the codes from the encoding means; means for controlling an actual rate of outputting of the codes from the encoding means in accordance with the predicted rate; means for detecting a difference between the actual rate and the target rate of outputting of the codes from the encoding means; and means for controlling the actual rate of outputting of the codes from the encoding means in accordance with the detected difference.

References Cited (Backward Citations)

US4179710A Cited
US4133976A Cited
US4375013A Cited
JPS5711190A Cited
US4414536A Cited
US4411003A Cited
US4617676A Cited
JPS61248692A Cited
US4837571A Cited
JPS63151269A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-05-13 1994-11-12 1995-05-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-05-13 1998-11-12 1999-05-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-05-13 2002-11-12 2003-05-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag