Patent US5012340A successfully refreshed from Google Patents.
US5012340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuit for deriving H and V synchronizing pulses from a tri-level HDTV synchronizing signal
Assignee: Philips GmbH
•
Filing: 1989-10-06
•
Granted: 1991-04-30
•
Expires: 2009-10-06
Abstract
Abstract A tri-level HDTV synchronizing pulse signal is compared with first and second reference voltages to provide pulse signals respectively containing the positive and negative pulse of the tri-level signal. A blanking signal is also derived that provides blanking after each H synchronizing pulse for more than half a line duration. It is used in correlation with the separated positive pulses of the tri-level signal to produce H frequency synchronizing pulses. The blanking signal and also another pulse signal are generated by a four bit counter which is clocked by a clock signal having four times the H frequency and has the logic 1 voltage applied to that input of the counter where it will signify the binary number 4. These signals make possible the derivation of both a picture field synchronizing pulse of vertical scanning frequency V and a frame synchronizing signal of half that frequency, a pair of D-flipflops being used to provide these outputs. The first reference voltage may be ground potential if a slightly delayed output of the separated negative pulses is used to blank out the intervals between the separated positive pulses.
Inventors
- 👤 Reinhard Kirschenstein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:44
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/08; H04N5/10
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
394 words
A method of deriving H and V frequency synchronizing pulses from a tri-level HDTV synchronizing pulse signal, comprising the steps of: comparing a tri-level HDTV synchronizing pulse signal with a first reference voltage and thereby obtaining a first pulse signal (a, a') containing the positive pulses of said tri-level synchronizing signal; producing a second pulse signal (c) from said tri-level synchronizing signal by suppressing all negative pulses and all but the line-beginning positive pulses of said tri-level signal and causing the negative state of said second pulse signal (c) to have a duration of at least half of a television line interval; producing H frequency synchronizing pulses by logically correlating said first pulse signal (a, a') with said second pulse signal (c) and causing each of said H frequency pulses to time the beginning of a negative state of said second pulse signal (c); comparing said tri-level synchronizing signal with a second reference voltage (U 1 ) lying between said first reference voltage and the negative peak value of said synchronizing signal to produce a third pulse signal (b) containing only the negative pulses of said tri-level synchronizing signal; producing a fourth pulse signal (d) for deriving picture field synchronizing pulses of V frequency by logical correlation of said second and third pulse signals (c, b), and logically correlating them and said fourth pulse signal (d) so that upon coincidence of positive pulse values of said third (b) and fourth (d) pulse signals the leading edges of said picture field synchronizing pulses are produced and the trailing edges of said picture field synchronizing signals are produced upon coincidence of negative pulse values of said second (c) and third (b) pulse signals, and producing a picture frame synchronizing signals (2V) by logical correlation of said picture field synchronizing signal (V) with said third pulse signal (b) and said second pulse signal (c) so that the leading edges of said frame synchronizing signal (2V) are produced by coincidence of a positive pulse of said field synchronizing signal (V) and a positive-going edge of said third pulse signal (b) and the trailing edges of pulses of said frame synchronizing signal (2V) are produced by inverting one of said second and third pulse signals and thereby detecting coincidence of a negative pulse of said third pulse signal (b) and a positive-going edge of said second pulse signal (c).
Claim 2
Independent Claim
394 words
A method of deriving H and V frequency synchronizing pulses from a tri-level HDTV synchronizing pulse signal, comprising the steps of: comparing a tri-level HDTV synchronizing pulse signal with a first reference voltage and thereby obtaining a first pulse signal (a, a') containing the positive pulses of said tri-level synchronizing signal; producing a second pulse signal (c) from said tri-level synchronizing signal by suppressing all negative pulses and all but the line-beginning positive pulses of said tri-level signal and causing the negative state of said second pulse signal (c) to have a duration of at least half of a television line interval; producing H frequency synchronizing pulses by logically correlating said first pulse signal (a, a') with said second pulse signal (c) and causing each of said H frequency pulses to time the beginning of a negative state of said second pulse signal (c); comparing said tri-level synchronizing signal with a second reference voltage (U 1 ) lying between said first reference voltage and the negative peak value of said synchronizing signal to produce a third pulse signal (b) containing only the negative pulses of said tri-level synchronizing signal; producing a fourth pulse signal (d) for deriving picture field synchronizing pulses of V frequency by logical correlation of said second and third pulse signals (c, b), and logically correlating them and said fourth pulse signal (d) so that upon coincidence of positive pulse values of said third (b) and fourth (d) pulse signals the leading edges of said picture field synchronizing pulses are produced and the trailing edges of said picture field synchronizing signals are produced upon coincidence of negative pulse values of said second (c) and third (b) pulse signals, and producing a picture frame synchronizing signals (2V) by logical correlation of said picture field synchronizing signal (V) with said third pulse signal (b) and said second pulse signal (c) so that the leading edges of said frame synchronizing signal (2V) are produced by coincidence of a positive pulse of said field synchronizing signal (V) and a positive-going edge of said third pulse signal (b) and the trailing edges of pulses of said frame synchronizing signal (2V) are produced by inverting one of said second and third pulse signals and thereby detecting coincidence of a negative pulse of said third pulse signal (b) and a positive-going edge of said second pulse signal (c).
Claim 3
Dependent Claim
75 words
The method of claim 1, wherein said first reference voltage has a neutral reference potential and wherein prior to correlation with said second pulse signal (c), said first pulse signal (a) is correlated with a delayed third pulse signal (b) and in which the delay is such that terminal portions of the respective pulses of said first pulse signal (a) are blanked out and the intervals between the resulting pulses (a') are likewise effectively blanked.
Claim 4
Dependent Claim
102 words
The method of claim 1, wherein said second pulse signal (c) and said fourth pulse signal (d) are generated by a four-bit binary counter (10) which is clocked by a clock signal (T) and is set by said H frequency synchronizing pulses and which has a signal input for the binary number 4 connected to a voltage source corresponding to logic 1, said second pulse signal (c) being made available at a max/min output (9) of said counter and said fourth pulse signal (d) being made available at an output (19) of said counter for the most significant count state bit thereof.
Claim 5
Dependent Claim
395 words
A circuit apparatus for deriving H and V frequency synchronizing pulses from a tri-level HDTV synchronizing signal, comprising: a first comparator (2) having a non-inverting input connected to a source of a tri-level HDTV synchronizing signal and an inverting input connected to a source of a first reference voltage, and having an output, for producing at said output a first pulse signal (a) containing the positive pulses of said tri-level synchronizing signal; a second comparator (3) having an inverting input connected to said source of said tri-level HDTV synchronizing signal, having a non-inverting input connected to a source of a second reference voltage (U 1 ) of a value lying between said first reference voltage and the negative peak value of said tri-level synchronizing signal, and having an output, for producing at said output a third pulse signal (b) containing only the negative pulses of said tri-level synchronizing signal; a NAND gate (8) having a first input connected to said output of said first comparator (2), having a second input and an output, for providing at said output H frequency synchronizing pulses; a four-bit binary counter (10) having a clock input connected to a source of clock pulses (T), an LD input (12) connected to said output of said NAND gate (8), a D input (13) connected to a source of voltage corresponding to logic level 1 a max/min output (9) and a count control input (14) connected directly together and also to said second input of said NAND gate (8) and having an output (19) for providing the fourth pulse signal (d); a first D-flipflop (17) having a clock input connected to said output (19) of said four-bit counter for said fourth pulse signal (d), a D input connected to said output of said second comparator (3), a CLEAR input connected through an inverter (16) to said max/min (9) and count control (14) inputs of said four-bit counter and an output at which said picture field synchronizing pulses of V frequency are obtainable; a second D-flipflop (18) having a clock input connected to said output of said second comparator, a D input connected to said output of said first D-flipflop, a CLEAR input connected to said CLEAR input of said first flipflop and at least one output (22, 23) for making available synchronizing pulses of half the frequency (V) of said field synchronizing pulses.
Claim 6
Dependent Claim
395 words
A circuit apparatus for deriving H and V frequency synchronizing pulses from a tri-level HDTV synchronizing signal, comprising: a first comparator (2) having a non-inverting input connected to a source of a tri-level HDTV synchronizing signal and an inverting input connected to a source of a first reference voltage, and having an output, for producing at said output a first pulse signal (a) containing the positive pulses of said tri-level synchronizing signal; a second comparator (3) having an inverting input connected to said source of said tri-level HDTV synchronizing signal, having a non-inverting input connected to a source of a second reference voltage (U 1 ) of a value lying between said first reference voltage and the negative peak value of said tri-level synchronizing signal, and having an output, for producing at said output a third pulse signal (b) containing only the negative pulses of said tri-level synchronizing signal; a NAND gate (8) having a first input connected to said output of said first comparator (2), having a second input and an output, for providing at said output H frequency synchronizing pulses; a four-bit binary counter (10) having a clock input connected to a source of clock pulses (T), an LD input (12) connected to said output of said NAND gate (8), a D input (13) connected to a source of voltage corresponding to logic level 1 a max/min output (9) and a count control input (14) connected directly together and also to said second input of said NAND gate (8) and having an output (19) for providing the fourth pulse signal (d); a first D-flipflop (17) having a clock input connected to said output (19) of said four-bit counter for said fourth pulse signal (d), a D input connected to said output of said second comparator (3), a CLEAR input connected through an inverter (16) to said max/min (9) and count control (14) inputs of said four-bit counter and an output at which said picture field synchronizing pulses of V frequency are obtainable; a second D-flipflop (18) having a clock input connected to said output of said second comparator, a D input connected to said output of said first D-flipflop, a CLEAR input connected to said CLEAR input of said first flipflop and at least one output (22, 23) for making available synchronizing pulses of half the frequency (V) of said field synchronizing pulses.
Claim 7
Dependent Claim
136 words
The circuit apparatus of claim 4, wherein said first reference voltage is a neutral reference potential and wherein the connection of said first input of said NAND gate (8) to said output of said first comparator (2) passes through an AND gate (4) having its output connected to said first input of said NAND gate (8), a first input connected to said output of said first comparator (2) and a second input connected to the output of said second comparator (3) through a delay circuit (6) providing a delay whereby the more positive level of said third pulse signal (b) permits passage through said AND gate (4) for only respective initial portions of pulses of said pulse signal (a) and blanks out the intervals between successive pulses (a') appearing at the output of said AND gate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-29 | 1994-10-29 | 1995-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-29 | 1998-10-29 | 1999-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-29 | 2002-10-29 | 2003-04-30 | $7700.00 | Window Closed / Lapsed |