Patent US5008795A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5008795A Expired / Lapsed US ⏱️ 0.0 years remaining

Switched capacitor interleaved forward power converter

Assignee: Unisys Corp
•
Filing: 1990-03-23
•
Granted: 1991-04-16
•
Expires: 2010-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A DC-to-DC power converter topology utilizing parallel connected transformers in a buck switching configuration with each stage operated 180° out-of-phase, with the primary windings of the transformers sequentially feeding into a common filter capacitor. On each transformer, a secondary winding is switched to a load at the time the primary winding is shunted across the filter capacitor. The circuit provides dual inductor buck power stage operation while maintaining input-output isolation. Interleaved power processing provides continuous capacitance support for the output voltage produced by the power supply.

Inventors

  • 👤 David W. Parsley
  • 👤 Hubert C. Martin, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 07:19
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28; H02M3/325; H02M3/335; H02M3/33569; H02M3/33576

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 378 words
A DC-to-DC interleaved timing forward converter for applying a first voltage from an input power source to an output load at a second voltage, comprising: first and second electrical transformers having a predetermined turns ratio, a capacitor sequentially coupled to both said first and second transformers for filtering said first and second voltages, and switch means for selectively switching aid first and second transformers alternately and sequentially to said input power source, said capacitor, and said output load, so that said capacitor applies a first potential to said first transoformer during a first time interval when said first transformer is not connected to said input power source by said switch means, and also applies said first potential to said second transformer opposing said first voltage during said first time interval, and so that said capacitor applies a second potential to said second transformer during a second time interval when said second transformer is not connected to said input power source by said switch means and also applies said second potential to said first transformer opposing said first voltage during said second time interval, said switch means being further arranged so that said first and second transformers are connected to said output load in time interleaved fashion, said first electrical transformer compring a primary winding and a secondary winding, said second electrical transformer comprising a primary winding and a secondary winding, each of said transformers being connected with an opposing polarity sense between said primary winding and said secondary winding, and with the same polarity sense, respectively, with respect to said input power source and with respect to said load, wherein said switch means further comprises: first switch means for connecting said primary winding of said first electrical transformer to said input power source in a first position and to said capacitor in a second position, and second switch means for connecting said primary winding of said second electrical transformer to said input power source in a first position and to said capacitor in a second position, said first and second switch means operatively engaged so as to apply said input power source to said primary winding of said first and second electrical transformers in time phase opposition so as to minimize current deviations of said input power source.
Claim 2
Dependent Claim 378 words
A DC-to-DC interleaved timing forward converter for applying a first voltage from an input power source to an output load at a second voltage, comprising: first and second electrical transformers having a predetermined turns ratio, a capacitor sequentially coupled to both said first and second transformers for filtering said first and second voltages, and switch means for selectively switching aid first and second transformers alternately and sequentially to said input power source, said capacitor, and said output load, so that said capacitor applies a first potential to said first transoformer during a first time interval when said first transformer is not connected to said input power source by said switch means, and also applies said first potential to said second transformer opposing said first voltage during said first time interval, and so that said capacitor applies a second potential to said second transformer during a second time interval when said second transformer is not connected to said input power source by said switch means and also applies said second potential to said first transformer opposing said first voltage during said second time interval, said switch means being further arranged so that said first and second transformers are connected to said output load in time interleaved fashion, said first electrical transformer compring a primary winding and a secondary winding, said second electrical transformer comprising a primary winding and a secondary winding, each of said transformers being connected with an opposing polarity sense between said primary winding and said secondary winding, and with the same polarity sense, respectively, with respect to said input power source and with respect to said load, wherein said switch means further comprises: first switch means for connecting said primary winding of said first electrical transformer to said input power source in a first position and to said capacitor in a second position, and second switch means for connecting said primary winding of said second electrical transformer to said input power source in a first position and to said capacitor in a second position, said first and second switch means operatively engaged so as to apply said input power source to said primary winding of said first and second electrical transformers in time phase opposition so as to minimize current deviations of said input power source.
Claim 3
Dependent Claim 126 words
A converter as set forth in claim 1, said switch means further comprising: third switch means for coupling said secondary winding of said first electrical transformer to said input power source in a first position and decoupling said secondary winding in a second position, and fourth switch means for coupling said secondary winding of said second electrical transformer to said input power source in a first position and decoupling said secondary winding in a second position, said third and fourth switch means operatively engaged in accordance with predetermined positions of said first and second switch means, said first switch means being engaged in time phase opposition with said fourth switch means, said second switch means being engaged in time phase opposition with said third switch means.
Claim 4
Dependent Claim 37 words
A converter as set forth in claim 2, wherein said capacitor has a first terminal connected to said primary windings of said first and second electrical transformers and a second tenminal connected to said input power source.
Claim 5
Dependent Claim 15 words
A converter as set forth in claim 3, wherein said predetermined turns ratio is unity.
Claim 6
Dependent Claim 20 words
A converter as set forth in claim 3, wherein said predeterming turns ratio is step down from primary to secondary.
Claim 7
Dependent Claim 37 words
A converter as set forth in claim 3, wherein said first, second, third, and fourth switches comprise semiconductor switching elements, and further comprising control means for synchronously activating said switches in accordance with a predetermined duty cycle.
Claim 8
Dependent Claim 19 words
A converter as set forth in claim 6, wherein said first and second time intervals have a predetermined overlap.
Claim 9
Dependent Claim 29 words
A converter as set forth in claim 7, wherein said predetermined overlap has a null value, such that said first and second time intervals provide an interleave of 100%.

References Cited (Backward Citations)

US4685039A Cited
US4618919A Cited
US4674019A Cited
US4713742A Cited
US4734839A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-04-15 1994-10-15 1995-04-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-04-15 1998-10-15 1999-04-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-04-15 2002-10-15 2003-04-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag