Patent US5006202A successfully refreshed from Google Patents.
US5006202A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fabricating method for silicon devices using a two step silicon etching process
Assignee: Xerox Corp
•
Filing: 1990-06-04
•
Granted: 1991-04-09
•
Expires: 2010-06-04
Abstract
Abstract Disclosed is a method of fabricating a precision etched, three dimensional device from a silicon wafer, wherein the etching is done from one side of the wafer using a two step silicon etching process. A two-sided deposition of a robust protective layer, such as polycrystalline silicon, is placed over a two-sided deposition of a chemical masking layer such as silicon dioxide. The two layers are concurrently patterned with first and second sets of vias on one side of the wafer, while the opposite side is protected by the protective layer. The protective layer is removed to permit deposition of a second masking layer such as silicon nitride, followed by deposition of a second protective layer. Again, the second protective layer prevents damage to the fragile second masking layer on the wafer backside while its frontside is patterned with a similar set of vias aligned with the first set of vias in the first masking layer. This similar set of vias is sequentially formed in both the second protective layer and the underlying second masking layers. Then the wafer is placed in an etchant bath so that the first set of recesses is anisotropically etched in the wafer frontside side. Next, the second protective layer and second masking layer are removed to permit anisotropic etching of the second set of recesses through the second set of vias in the first masking layer. If the protective layer is polycrystalline silicon, it is concurrently etch-removed during the initial etching of the silicon wafer.
Inventors
- 👤 William G. Hawkins
- 👤 Donald J. Drake
- 👤 James F. O'Neill
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 18:16
CPC Classifications
B; B41; B41J; B41J2/00; B41J2/005; B41J2/01; B41J2/135; B41J2/16; B41J2/1621; B41J2/164; B41J2/1642; B41J2/1601; B41J2/1626; B41J2/1628; B41J2/1629; B41J2/1631; B41J2/1645; B81; B81B; B81B1/00; B81B1/002; B81B1/004; B81C; B81C1/00; B81C1/00865; B81C1/00896; H; H10; H10P; H10P50/00; H10P50/60; H10P50/64; H10P50/642; H10P50/644; H10P50/69; H10P50/691; H10P50/693; H10P50/694; B81B2201/00; B81B2201/05; B81B2201/052; B81C2201/00; B81C2201/05; B81C2201/053
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
554 words
A method of fabricating a precision-etched, three dimensional device from a silicon wafer having a frontside and a backside surface, the device being produced by etching only the wafer frontside surface, comprising the steps of: (a) depositing a first etch resistant masking layer on both frontside and backside surfaces of a clean wafer; (b) depositing a first mechanical damage protective layer over the first masking layer on both the frontside and backside surfaces of the wafer; (c) applying and patterning a first photoimagable layer on the first protective layer on the wafer frontside surface to produce first and second sets of vias in the first photoresist layer exposing the first protective layer through said sets of vias, the first masking layer on the wafer backside surface being concurrently protected from damage by the first protective layer thereover; (d) etching the exposed first protective layer and underlying first masking layer on the wafer frontside surface through the first and second sets of vias in the first photoresist layer to form sets of vias therein which expose the wafer frontside surface; (e) stripping the patterned first photoimagable layer from the frontside surface of the wafer; (f) removing the first protective layer from the frontside and backside surfaces of the wafer; (g) depositing a second etch resistant masking layer over the first etch resistant masking layer on both frontside and backside surfaces of the wafer, so that the vias in the first masking layer exposing the wafer frontside surface are covered by said second masking layer; (h) depositing a second mechanical damage protective layer over the second masking layer on both frontside and backside surfaces of the wafer; (i) applying and patterning a second photoimagable layer on the second protective layer on the wafer frontside surface to produce a set of vias similar to and aligned with the first set of vias in said first masking layer, the set of vias in the second photoresist layer being slightly smaller than the first set of vias in said first masking layer, the second masking layer on the wafer backside surface being concurrently protected from damage by the second protective layer thereover; (j) etching the exposed second protective layer and underlying second masking layer through the set of vias in the second photoimagable layer to form a set of vias therein which expose the wafer frontside surface; (k) stripping the patterned second photoresist layer from the frontside surface of the wafer; (l) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the set of vias in the second protective layer and the second masking layer produce relatively large, loosely toleranced recesses therein; (m) removing the second protective layer and then the second masking layer exposed by the removal of the second protective layer, thereby leaving a defect-free first masking layer on the wafer with the large, loosely toleranced recesses substantially completed; and (n) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the first and second sets of vias in the first masking layer produce relatively small, closely toleranced recesses in the frontside wafer surface through second set of vias, while concurrently completing the etching of the relatively large recesses in the frontside wafer surface through the first set of vias.
Claim 2
Independent Claim
554 words
A method of fabricating a precision-etched, three dimensional device from a silicon wafer having a frontside and a backside surface, the device being produced by etching only the wafer frontside surface, comprising the steps of: (a) depositing a first etch resistant masking layer on both frontside and backside surfaces of a clean wafer; (b) depositing a first mechanical damage protective layer over the first masking layer on both the frontside and backside surfaces of the wafer; (c) applying and patterning a first photoimagable layer on the first protective layer on the wafer frontside surface to produce first and second sets of vias in the first photoresist layer exposing the first protective layer through said sets of vias, the first masking layer on the wafer backside surface being concurrently protected from damage by the first protective layer thereover; (d) etching the exposed first protective layer and underlying first masking layer on the wafer frontside surface through the first and second sets of vias in the first photoresist layer to form sets of vias therein which expose the wafer frontside surface; (e) stripping the patterned first photoimagable layer from the frontside surface of the wafer; (f) removing the first protective layer from the frontside and backside surfaces of the wafer; (g) depositing a second etch resistant masking layer over the first etch resistant masking layer on both frontside and backside surfaces of the wafer, so that the vias in the first masking layer exposing the wafer frontside surface are covered by said second masking layer; (h) depositing a second mechanical damage protective layer over the second masking layer on both frontside and backside surfaces of the wafer; (i) applying and patterning a second photoimagable layer on the second protective layer on the wafer frontside surface to produce a set of vias similar to and aligned with the first set of vias in said first masking layer, the set of vias in the second photoresist layer being slightly smaller than the first set of vias in said first masking layer, the second masking layer on the wafer backside surface being concurrently protected from damage by the second protective layer thereover; (j) etching the exposed second protective layer and underlying second masking layer through the set of vias in the second photoimagable layer to form a set of vias therein which expose the wafer frontside surface; (k) stripping the patterned second photoresist layer from the frontside surface of the wafer; (l) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the set of vias in the second protective layer and the second masking layer produce relatively large, loosely toleranced recesses therein; (m) removing the second protective layer and then the second masking layer exposed by the removal of the second protective layer, thereby leaving a defect-free first masking layer on the wafer with the large, loosely toleranced recesses substantially completed; and (n) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the first and second sets of vias in the first masking layer produce relatively small, closely toleranced recesses in the frontside wafer surface through second set of vias, while concurrently completing the etching of the relatively large recesses in the frontside wafer surface through the first set of vias.
Claim 3
Dependent Claim
61 words
The method of claim 1, wherein the etching of the wafer during step (l) further comprises concurrently etch-removing the second protective layer on both sides of the wafer, thereby leaving a defect-free second masking layer covering the first masking layer, so that step (m) involves only removing of the second masking layer; and after step (n), removing the first masking layer.
Claim 4
Dependent Claim
39 words
The method of claim 2, wherein the first etch resistant masking layer is silicon dioxide and the second etch resistant masking layer is silicon nitride; and wherein the first and second mechanical damage protective layer are both polycrystalline silicon.
Claim 5
Dependent Claim
35 words
The method of claim 3, wherein the first set of vias etched are for etching relatively large, low toleranced recesses, and the second set of vias etched are for etching relatively small, high toleranced recesses.
Claim 6
Dependent Claim
75 words
The method of claim 4, wherein the first and second sets of vias are for etching a channel plate for use in a thermal ink jet printhead, the first set of vias being for etching at least one through recess for serving as an ink reservoir, the open bottom being the ink inlet thereto, and the second set of vias are for etching the ink channels which interconnect the reservoir with an array of nozzles.
Claim 7
Dependent Claim
190 words
The method of claim 1, wherein the method further comprises the steps of: (o) depositing between steps (a) and (b) a third etch resistant masking layer over the first masking layer on both frontside and backside surfaces of the wafer, so that the first protective layer deposited during step (b) is over the third masking layer; (p) said etching during step (d) concurrently forming said first and second sets of vias sequentially in the first protective layer, the third masking layer, and the first masking layer, respectively, to expose the frontside wafer surface therethrough; (q) said depositing of the second masking layer during step (g) being over the third masking layer, as well as over the vias therein and the underlying first masking layer; (r) said set of vias patterned during step (i) being similar to and aligned with the first set of vias in the third masking layer and underlying first masking layer; and (s) said removal of the second protective layer and the second masking layer leaving a defect-free third masking layer and underlying first masking layer on the wafer with the large, loosely toleranced recesses substantially completed.
Claim 8
Dependent Claim
61 words
The method of claim 6, wherein the first and second etch resistant masking layers are silicon nitride and the intermediate third etch resistant masking layer is silicon dioxide; and wherein the first and second mechanical damage protective layers are both polycrystalline silicon, so that the etching during step (l) concurrently etch-removes the second protective layer on both sides of the wafer.
Claim 9
Dependent Claim
34 words
The method of claim 7, wherein the first set of vias are for etching relatively large, low toleranced recesses and the second set of vias are for etching the relatively small, high toleranced recesses.
Claim 10
Independent Claim
472 words
A method of fabricating a precision-etched, three dimensional device from a silicon wafer having a frontside and a backside surface, comprising the steps of: (a) depositing a first etch resistant masking layer on both frontside and backside surfaces of a clean wafer; (b) applying and patterning a first photoimagable layer on the first masking layer on the wafer frontside surface to produce first and second sets of vias in the first photoimagable layer exposing the first masking layer through said sets of vias; (c) etching the first masking layer on the wafer frontside surface through the first and second sets of vias in the first photoimagable layer to form sets of vias therein which expose the wafer frontside surface; (d) stripping the patterned first photoimagable layer from the frontside surface of the wafer; (e) depositing a second etch resistant masking layer over the first etch resistant masking layer on both frontside and backside surfaces of the wafer, so that the vias in the first masking layer exposing the wafer frontside surface are covered by said second masking layer; (f) depositing a mechanical damage protective layer over the second masking layer on both frontside and backside surfaces of the wafer; (g) applying and patterning a second photoimagable layer on the protective layer on the wafer frontside surface to produce a set of vias similar to and aligned with the first set of vias in said first masking layer, the set of vias in the second photoresist layer being slightly smaller than the first set of vias in said first masking layer, the second masking layer on the wafer backside surface being concurrently protected from damage by the protective layer thereover; (h) etching the exposed protective layer and underlying second masking layer through the set of vias in the second photoimagable layer to form a set of vias therein which expose the wafer frontside surface; (i) stripping the patterned second photoimagable layer from the frontside surface of the wafer; (j) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the set of vias in the protective layer and the second masking layer produce relatively large, loosely toleranced recesses therein; (k) removing the protective layer and then the second masking layer exposed by the removal of the second protective layer, thereby leaving a defect-free first masking layer on the wafer with the large, loosely toleranced recesses substantially completed; and (l) etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the first and second sets of vias in the first masking layer produce relatively small, closely toleranced recesses in the frontside wafer surface through second set of vias, while concurrently completing the etching of the relatively large recesses in the frontside wafer surface through the first set of vias.
Claim 11
Independent Claim
472 words
A method of fabricating a precision-etched, three dimensional device from a silicon wafer having a frontside and a backside surface, comprising the steps of: (a) depositing a first etch resistant masking layer on both frontside and backside surfaces of a clean wafer; (b) applying and patterning a first photoimagable layer on the first masking layer on the wafer frontside surface to produce first and second sets of vias in the first photoimagable layer exposing the first masking layer through said sets of vias; (c) etching the first masking layer on the wafer frontside surface through the first and second sets of vias in the first photoimagable layer to form sets of vias therein which expose the wafer frontside surface; (d) stripping the patterned first photoimagable layer from the frontside surface of the wafer; (e) depositing a second etch resistant masking layer over the first etch resistant masking layer on both frontside and backside surfaces of the wafer, so that the vias in the first masking layer exposing the wafer frontside surface are covered by said second masking layer; (f) depositing a mechanical damage protective layer over the second masking layer on both frontside and backside surfaces of the wafer; (g) applying and patterning a second photoimagable layer on the protective layer on the wafer frontside surface to produce a set of vias similar to and aligned with the first set of vias in said first masking layer, the set of vias in the second photoresist layer being slightly smaller than the first set of vias in said first masking layer, the second masking layer on the wafer backside surface being concurrently protected from damage by the protective layer thereover; (h) etching the exposed protective layer and underlying second masking layer through the set of vias in the second photoimagable layer to form a set of vias therein which expose the wafer frontside surface; (i) stripping the patterned second photoimagable layer from the frontside surface of the wafer; (j) anisotropically etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the set of vias in the protective layer and the second masking layer produce relatively large, loosely toleranced recesses therein; (k) removing the protective layer and then the second masking layer exposed by the removal of the second protective layer, thereby leaving a defect-free first masking layer on the wafer with the large, loosely toleranced recesses substantially completed; and (l) etching the wafer in an etch bath, so that the frontside surface of the wafer exposed through the first and second sets of vias in the first masking layer produce relatively small, closely toleranced recesses in the frontside wafer surface through second set of vias, while concurrently completing the etching of the relatively large recesses in the frontside wafer surface through the first set of vias.
Claim 12
Dependent Claim
35 words
The method of claim 9, wherein the first etch resistant masking layer is silicon dioxide; wherein the second etch resistant masking layer is silicon nitride; and wherein the mechanical damage protective layer is polycrystalline silicon.
Claim 13
Dependent Claim
18 words
The method of claim 10, wherein the etching in step (l) is accomplished with an isotropic etch bath.
Claim 14
Dependent Claim
18 words
The method of claim 10, wherein the etching in step (l) is accomplished with an anisotropic etch bath.
Claim 15
Dependent Claim
143 words
The method of claim 12, wherein the method further comprises: (m) after step (a), depositing a first mechanical damage protective layer over the first masking layer on both frontside and backside of the wafer, so that the first photoimagable layer applied and patterned in step (b) is over said first protective layer, the first masking layer on the wafer backside therefore being concurrently protected from damage by the first protective layer during said applying and patterning of the photoimagable layer on the wafer frontside; (n) during the etching in step (c), the first protective layer being etched first, followed by sequential etching of the underlying first masking layer; (o) after step (d), removing the first protective layer from the frontside and backside surfaces of the wafer; and (p) wherein the mechanical damage protective layer deposited in step (f) becomes the second protective layer.
Claim 16
Dependent Claim
218 words
The method of claim 13, wherein the method further comprising the steps of: (q) depositing a third mechanical damage protective layer after step (o); (r) applying and patterning a third photoimagable layer on the backside of the wafer and over the third protective layer to produce at least one set of vias therein to expose said third protective layer on said wafer backside, while the masking layers on the wafer frontside are being concurrently protected; (s) sequentially etching vias through said third protective layer and underlying first masking layer to expose the wafer backside surface; (t) stripping the photoimagable layer from the wafer backside surface; (u) removing the third protective layer from the frontside and backside of the wafer, leaving the first masking layer on both frontside and backside of the wafer with vias therein for subsequent etching; (v) wherein at step (e), the second masking layer covers vias in the first masking layer on both frontside and backside of the wafer; and (w) wherein the etching during step (l) concurrently etches the first and second sets of vias in the first masking layer on the frontside of the wafer and the vias in the first masking layer on the backside of the wafer, so that precision-etching of the wafer is accomplished on both frontside and backside thereof.
References Cited (Backward Citations)
US32572A
Cited
US3654000A
Cited
US4683646A
Cited
US4585513A
Cited
USRE32572E
Cited
US4829324A
Cited
US4863560A
Cited
US4899181A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-04-08 | 1994-10-08 | 1995-04-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-04-08 | 1998-10-08 | 1999-04-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-04-08 | 2002-10-08 | 2003-04-09 | $7700.00 | Window Closed / Lapsed |