← Back to Patent Explorer
US5001618A Expired / Lapsed US ⏱️ 0.0 years remaining

Ripple insensitivity method for regulating the voltage of a voltage signal

Assignee: General Electric CGR SA
•
Filing: 1989-04-04
•
Granted: 1991-03-19
•
Expires: 2009-04-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A direct-current high voltage obtained by rippling, stepping-up and rectification of a direct-current low voltage is regulated in such a manner as to ensure that the maximum value of direct-current high voltage attains a predetermined peak value at each ripple pulse of the inverter. To this end, a following pulse of the inverter is produced as soon as the high voltage of the direct-current high-voltage signal has become lower than the predetermined peak value reduced by the measurement of a variation in said direct-current high voltage during a preceding pulse.

Inventors

  • 👤 Jacques Laeuffer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:54
CPC Classifications
H; H05; H05G; H05G1/00; H05G1/08; H05G1/10; H05G1/20; H02; H02M; H02M3/00; H02M3/22; H02M3/24; H02M3/28; H02M3/305; H02M3/315; H02M3/3155; H05G1/26; H05G1/30; H05G1/32

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 198 words
A method for regulating the voltage of a voltage signal, comprising the steps of: producing a ripple in a direct-current low voltage signal by means of a resonance invertor having an adjustable pulse frequency to thereby provide a low ripple-voltage signal; stepping up said low ripple-voltage signal in order to produce a high ripple-voltage signal; rectifying and filtering a voltage of said high ripple-voltage signal in order to produce a direct-current high voltage signal; regulating a voltage of said direct-current high voltage signal; measuring a variation of said voltage of said direct-current high voltage source during a ripple pulse of said invertor; and gating the starting time of said invertor for a following ripple pulse wherein said gating occurs as soon as the high voltage of the direct-current high-voltage signal has become lower than a predetermined peak value minus said measurement of variation of said direct-current high-voltage during a preceding time, to thereby insure that the maximum value of said direct-current high-voltage signal reaches a predetermined maximum value at each ripple pulse; validating the operation of said invertor at each pulse in order to avoid production of a following pulse prior to the end of a preceding pulse.
Claim 2
Independent Claim 198 words
A method for regulating the voltage of a voltage signal, comprising the steps of: producing a ripple in a direct-current low voltage signal by means of a resonance invertor having an adjustable pulse frequency to thereby provide a low ripple-voltage signal; stepping up said low ripple-voltage signal in order to produce a high ripple-voltage signal; rectifying and filtering a voltage of said high ripple-voltage signal in order to produce a direct-current high voltage signal; regulating a voltage of said direct-current high voltage signal; measuring a variation of said voltage of said direct-current high voltage source during a ripple pulse of said invertor; and gating the starting time of said invertor for a following ripple pulse wherein said gating occurs as soon as the high voltage of the direct-current high-voltage signal has become lower than a predetermined peak value minus said measurement of variation of said direct-current high-voltage during a preceding time, to thereby insure that the maximum value of said direct-current high-voltage signal reaches a predetermined maximum value at each ripple pulse; validating the operation of said invertor at each pulse in order to avoid production of a following pulse prior to the end of a preceding pulse.

References Cited (Backward Citations)

FR2184732A1 Cited
SU758098A1 Cited
US4295049A Cited
DE2917594A1 Cited
DE2943816A1 Cited
US4541041A Cited
EP0138486A2 Cited
DE3520509A1 Cited
US4741010A Cited
US4717994A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-03-18 1994-09-17 1995-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-03-18 1998-09-17 1999-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-03-18 2002-09-17 2003-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag