§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5001540A Expired / Lapsed US ⏱️ 0.0 years remaining

Thin-film transistor operable at high voltage and a method for manufacturing the same

Assignee: NEC Electronics Corp
•
Filing: 1989-03-13
•
Granted: 1991-03-19
•
Expires: 2009-03-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There are disclosed a structure and a manufacturing method of a MOS-type thin-film field effect transistor composed of a substrate having an insulating main surface, a gate electrode formed on the insulating main surface to have an upper surface and a side surface at its edge, an insulating film covering at least the upper and side surfaces of the gate electrode, a semiconductor film having three continuous first, second and third portions, the first portion positioned above the upper surface of the gate electrode, the second portion being formed in contact with the insulator film at the side surface of the gate electrode and the third portion positioned above the substrate without interposing the gate electrode, a side-wall insulator formed on a part of the third portion of the semiconductor film and having a side surface contacting the second portion of the semiconductor film, and source and drain regions formed by introducing impurity atoms into the first portion and another part of the third portion of the semiconductor film, the part and the other part of the third portion being in contact with each other. The introduction of the impurity atoms is performed with use of the side-wall insulator as a mask by ion-implantation process or a process for converting insulator solution containing impurity atoms into a solid-state insulator by a heat-treatment.

Inventors

  • 👤 Hiroyasu Ishihara

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:25
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6728; Y; Y10; Y10S; Y10S148/00; Y10S148/082; Y10S148/15

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 201 words
A MOS-type thin-film field effect transistor comprising: a substrate having an insulating main surface; a gate electrode formed on said insulating main surface, said gate electrode having an upper surface and a side surface at an edge; an insulating film covering at least said upper and side surfaces of said gate electrode; a semiconductor film having three continuous portions of first, second and third portions, said first portion being positioned above said upper surface of said gate electrode, said second portion being formed in contact with said insulator film at said side surface of said gate electrode and said third portion being positioned above said substrate without interposing said gate electrode; a side-wall insulator formed on a first part of said third portion of said semiconductor film and having a side surface contacting said second portion of said semiconductor film, said first part of said third portion being in contact with said second portion; a source region formed by introducing impurity atoms into said first portion; and a drain region formed by introducing said impurity atoms into a second part of said third portion, said second part being exposed from said side-wall insulator and being in contact with said first part.
Claim 2
Dependent Claim 201 words
A MOS-type thin-film field effect transistor comprising: a substrate having an insulating main surface; a gate electrode formed on said insulating main surface, said gate electrode having an upper surface and a side surface at an edge; an insulating film covering at least said upper and side surfaces of said gate electrode; a semiconductor film having three continuous portions of first, second and third portions, said first portion being positioned above said upper surface of said gate electrode, said second portion being formed in contact with said insulator film at said side surface of said gate electrode and said third portion being positioned above said substrate without interposing said gate electrode; a side-wall insulator formed on a first part of said third portion of said semiconductor film and having a side surface contacting said second portion of said semiconductor film, said first part of said third portion being in contact with said second portion; a source region formed by introducing impurity atoms into said first portion; and a drain region formed by introducing said impurity atoms into a second part of said third portion, said second part being exposed from said side-wall insulator and being in contact with said first part.
Claim 3
Dependent Claim 24 words
A MOS-type thin-film field effect transistor as claimed in claim 1, wherein said gate electrode and said semiconductor film are formed of polycrystalline silicon.
Claim 4
Dependent Claim 46 words
A MOS-type thin-film field effect transistor as claimed in claim 2, wherein said side-wall insulator has a bottom contacting with said first part of said third portion of said semiconductor film, said bottom having a width selected from a range between 2,000 Å and 5,000 Å.
Claim 5
Dependent Claim 42 words
A MOS-type thin-film field effect transistor as claimed in claim 2, further comprising an insulator cover covering said semiconductor film and said sidewall insulator, said insulator cover containing said impurity atoms which are same as introduced into said source and drain regions.

References Cited (Backward Citations)

US4232327A Cited
US4300150A Cited
GB2139812A Cited
JPS6089674A Cited
JPS6315467A Cited
GB2201544A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-03-18 1994-09-17 1995-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-03-18 1998-09-17 1999-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-03-18 2002-09-17 2003-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag