US4999625A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Generation of a digital correction signal to compensate for gain mismatches in a sigma delta modulator
Assignee: Motorola Solutions Inc
•
Filing: 1990-03-02
•
Granted: 1991-03-12
•
Expires: 2010-03-02
Abstract
Abstract A digital correction signal is generated as a weighting actor for a first digital output signal applied to a digital integrator formed within a comb filter to compensate for gain mismatches between the stages of a sigma delta modulator and improve the resolution of the digital output signal at the output bus of an oversampling analog-to-digital converter. The current state the a first digital output signal provided at the output of one stage of the sigma delta modulator is compared with the previous state of the same signal. A detection signal is activated upon the occurrence of two consecutive states of the firrt digital output signal of the same level wherein such an occurrence corresponds to a noise spike in the digital output signal. The digital output signal is sampled during and after the spike, and the sampled values thereof are compared. The value of the digital correction signal is adjusted in response to the before-and-after comparison until the samples of the noise spike reach a predetermined minimum value.
Inventors
- 👤 Charles D. Thompson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 19:49
CPC Classifications
H; H03; H03M; H03M3/00; H03M3/30; H03M3/322; H03M3/352; H03M3/354; H03M3/39; H03M3/412; H03M3/414; H03M3/418
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
335 words
A method of generating a digital correction signal which when applied to a digital integrator formed within a filter compensates for gain mismatches between the stages of a sigma delta modulator to provide improved resolution in the digital output signal of an oversampling analog-to-digital converter, comprising the steps of: initializing the digital correction signal to a predetermined value; applying an input signal to the sigma delta modulator; comparing the current state of a first digital output signal provided at the output of one stage of the sigma delta modulator with the previous state of said first digital output signal; activating a detection signal upon occurrence of two consecutive states of said first digital output signal of the same level wherein the occurrence of the two consecutive states of the same level corresponds to a noise spike in the digital output signal; delaying said detection signal by a first predetermined number of sample clock cycles equal to the group delay of the filter allowing time for said first digital signal to propagate therethrough to the output bus; sampling the digital output signal following the delay of said first predetermined number of sample clock cycles; delaying said detection signal by a second predetermined number of sample clock cycles equal to the maximum width of said noise spike; sampling the digital output signal following the delay of said first and second predetermined number of sample clock cycles; comparing the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles with the sample of the digital output signal following the delay of said first and second predetermined number of sample clock cycles; and adjusting the value of said digital correction signal until the comparison of the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles and the sample of the digital output signal following the delay of said first and second predetermined number of sample clock cycles reaches a predetermined minimum value.
Claim 2
Independent Claim
335 words
A method of generating a digital correction signal which when applied to a digital integrator formed within a filter compensates for gain mismatches between the stages of a sigma delta modulator to provide improved resolution in the digital output signal of an oversampling analog-to-digital converter, comprising the steps of: initializing the digital correction signal to a predetermined value; applying an input signal to the sigma delta modulator; comparing the current state of a first digital output signal provided at the output of one stage of the sigma delta modulator with the previous state of said first digital output signal; activating a detection signal upon occurrence of two consecutive states of said first digital output signal of the same level wherein the occurrence of the two consecutive states of the same level corresponds to a noise spike in the digital output signal; delaying said detection signal by a first predetermined number of sample clock cycles equal to the group delay of the filter allowing time for said first digital signal to propagate therethrough to the output bus; sampling the digital output signal following the delay of said first predetermined number of sample clock cycles; delaying said detection signal by a second predetermined number of sample clock cycles equal to the maximum width of said noise spike; sampling the digital output signal following the delay of said first and second predetermined number of sample clock cycles; comparing the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles with the sample of the digital output signal following the delay of said first and second predetermined number of sample clock cycles; and adjusting the value of said digital correction signal until the comparison of the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles and the sample of the digital output signal following the delay of said first and second predetermined number of sample clock cycles reaches a predetermined minimum value.
Claim 3
Dependent Claim
92 words
The method of generating a digital correction signal of claim 1 wherein said step of comparing the current state of a first digital output signal includes the steps of: storing the previous state of said first digital output signal; and applying the current state of said first digital output signal and the previous state of said first digital output signal to the inputs of a logic gate which provides said detection signal of a first logic level for equal level input signals and a second logic level for unequal level input signals.
Claim 4
Dependent Claim
84 words
The method of generating a digital correction signal of claim 2 wherein said step of delaying said detection signal by a first predetermined number of sample clock cycles includes the steps of: preloading a counter with a value equal to said first predetermined number of sample clock cycles upon receiving said first logic level of said detection signal; counting down said value preloading into said counter at a rate of the sample clock; and enabling said detection signal at zero count of said counter.
Claim 5
Dependent Claim
58 words
The method of generating a digital correction signal of claim 3 wherein said step of delaying said detection signal by a first predetermined number of sample clock cycles further includes the step of calculating the propagation delay of the comb filter in terms of sample clock cycles for determination of said first predetermined number of sample clock cycles.
Claim 6
Dependent Claim
72 words
The method of generating a digital correction signal of claim 4 wherein said step of sampling the digital output signal following the delay of said first predetermined number includes the steps of: applying the digital output signal to the input of a first latch; and loading the digital output signal into said first latch upon receiving a clock from said detection signal delayed by said first predetermined number of sample clock cycles.
Claim 7
Dependent Claim
76 words
The method of generating a digital correction signal of claim 5 wherein said step of sampling the digital output signal following the delay of said first and second predetermined number includes the steps of: applying the digital output signal to the input of a second latch; and loading the digital output signal into said second latch upon receiving a clock from said detection signal delayed by said first and second predetermined number of sample clock cycles.
Claim 8
Dependent Claim
131 words
The method of generating a digital correction signal of claim 6 wherein said step of adjusting the value of said digital correction signal includes the steps of: decreasing the value of said digital correction signal if the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles is greater than the sample of the digital output signal following the delay of said first and second number of sample clock cycles; and increasing the value of said digital correction signal if the sample of the digital output signal following the delay of said first predetermined number of sample clock cycles is less than the sample of the digital output signal following the delay of said first and second predetermined number of sample clock cycles.
Claim 9
Dependent Claim
278 words
An oversampling analog-to-digital converter responsive to an analog input signal for providing a digital output signal representative of the magnitude of the analog input signal at an output bus, comprising: first means for quantizing the analog input signal into at least first and second digital output signals wherein said at least first and second digital output signals include quantization error resulting from component mismatch; filter means responsive to said at least first and second digital output signals for providing the digital output signal; a compensation circuit responsive to said first digital output signal and to the digital output signal for providing a control signal wherein said control signal changes state to a first logic level at the occurrence of positive noise spike in the digital output signal with respect to the mean value thereof, wherein said control signal changes state to a second logic level at the occurrence of negative noise spike in the digital output signal with respect to the mean value thereof; and a first counter having a control input coupled for receiving said control signal of said compensation circuit and having an output for providing a digital correction signal to said filter means for substitution of said digital correction signal as a weighted value of said first digital output signal which compensates for the component mismatches thereby reducing the in-band quantization error and increasing the resolution of the digital output signal wherein said first counter decreases in count value for the change of state of said first logic level of said control signal while said first counter increases in count value for the change of state of said second logic level of said control signal.
Claim 10
Dependent Claim
278 words
An oversampling analog-to-digital converter responsive to an analog input signal for providing a digital output signal representative of the magnitude of the analog input signal at an output bus, comprising: first means for quantizing the analog input signal into at least first and second digital output signals wherein said at least first and second digital output signals include quantization error resulting from component mismatch; filter means responsive to said at least first and second digital output signals for providing the digital output signal; a compensation circuit responsive to said first digital output signal and to the digital output signal for providing a control signal wherein said control signal changes state to a first logic level at the occurrence of positive noise spike in the digital output signal with respect to the mean value thereof, wherein said control signal changes state to a second logic level at the occurrence of negative noise spike in the digital output signal with respect to the mean value thereof; and a first counter having a control input coupled for receiving said control signal of said compensation circuit and having an output for providing a digital correction signal to said filter means for substitution of said digital correction signal as a weighted value of said first digital output signal which compensates for the component mismatches thereby reducing the in-band quantization error and increasing the resolution of the digital output signal wherein said first counter decreases in count value for the change of state of said first logic level of said control signal while said first counter increases in count value for the change of state of said second logic level of said control signal.
Claim 11
Dependent Claim
107 words
The oversampling analog-to-digital converter of claim 8 wherein said compensation circuit includes: a first latch having an input and an output and having a clock input, said input being coupled for receiving the digital output signal; a second latch having an input and an output and having a clock input, said input being coupled for receiving the digital output signal; and an adder having first and second inputs and having an output, said first input being coupled to said output of said first latch, said second input being coupled to said output of said second latch, said output being coupled to said control input of said counter.
Claim 12
Dependent Claim
162 words
The oversampling analog-to-digital converter of claim 9 wherein said compensation circuit further includes: a flipflop having an input coupled for receiving said first digital output signal and having an output and a clock input for receiving a sample clock signal; a logic gate having first and second inputs and having an output for providing an output signal as the exclusive-NOR combination of the signals applied at said first and second inputs, said first input being coupled to said input of said flipflop, said second input being coupled to said output of said flipflop; a second counter having a control input for preloading said second counter with a predetermined value, a clock input for receiving said sample clock signal and having an output coupled to said clock input of said first latch; and a delay circuit coupled between said output of said second counter and said clock input of said second latch for providing a predetermined time delay for the signal propagating therethrough.
Claim 13
Dependent Claim
32 words
The oversampling analog-to-digital converter of claim 10 wherein said first counter circuit includes a input for receiving a preload signal for initializing the value of said first counter to a predetermined value.
Claim 14
Dependent Claim
279 words
An integrated oversampling analog-to-digital converter responsive to an analog input signal for providing a digital output signal representative of the magnitude of the analog input signal at an output bus, comprising: first means for quantizing the analog input signal into at least first and second digital output signals wherein said at least first and second digital output signals include quantization error resulting from component mismatch; filter means responsive to said at least first and second digital output signals for providing the digital output signal; a compensation circuit responsive to said first digital output signal and to the digital output signal for providing a control signal wherein said control signal changes state to a first logic level at the occurrence of positive noise spike in the digital output signal with respect to the mean value thereof, wherein said control signal changes state to a second logic level at the occurrence of negative noise spike in the digital output signal with respect to the mean value thereof; and a first counter having a control input coupled for receiving said control signal of said compensation circuit and having an output for providing a digital correction signal to said filter means for substitution of said digital correction signal as a weighted value of said first digital output signal which compensates for the component mismatches thereby reducing the in-band quantization error and increasing the resolution of the digital output signal wherein said first counter decreases in count value for the change of state of said first logic level of said control signal while said first counter increases in count value for the change of state of said second logic level of said control signal.
Claim 15
Dependent Claim
279 words
An integrated oversampling analog-to-digital converter responsive to an analog input signal for providing a digital output signal representative of the magnitude of the analog input signal at an output bus, comprising: first means for quantizing the analog input signal into at least first and second digital output signals wherein said at least first and second digital output signals include quantization error resulting from component mismatch; filter means responsive to said at least first and second digital output signals for providing the digital output signal; a compensation circuit responsive to said first digital output signal and to the digital output signal for providing a control signal wherein said control signal changes state to a first logic level at the occurrence of positive noise spike in the digital output signal with respect to the mean value thereof, wherein said control signal changes state to a second logic level at the occurrence of negative noise spike in the digital output signal with respect to the mean value thereof; and a first counter having a control input coupled for receiving said control signal of said compensation circuit and having an output for providing a digital correction signal to said filter means for substitution of said digital correction signal as a weighted value of said first digital output signal which compensates for the component mismatches thereby reducing the in-band quantization error and increasing the resolution of the digital output signal wherein said first counter decreases in count value for the change of state of said first logic level of said control signal while said first counter increases in count value for the change of state of said second logic level of said control signal.
Claim 16
Dependent Claim
107 words
The oversampling analog-to-digital converter of claim 12 wherein said compensation circuit includes: a first latch having an input and an output and having a clock input, said input being coupled for receiving the digital output signal; a second latch having an input and an output and having a clock input, said input being coupled for receiving the digital output signal; and an adder having first and second inputs and having an output, said first input being coupled to said output of said first latch, said second input being coupled to said output of said second latch, said output being coupled to said control input of said counter.
Claim 17
Dependent Claim
162 words
The oversampling analog-to-digital converter of claim 13 wherein said compensation circuit further includes: a flipflop having an input coupled for receiving said first digital output signal and having an output and a clock input for receiving a sample clock signal; a logic gate having first and second inputs and having an output for providing an output signal as the exclusive-NOR combination of the signals applied at said first and second inputs, said first input being coupled to said input of said flipflop, said second input being coupled to said output of said flipflop; a second counter having a control input for preloading said second counter with a predetermined value, a clock input for receiving said sample clock signal and having an output coupled to said clock input of said first latch; and a delay circuit coupled between said output of said second counter and said clock input of said second latch for providing a predetermined time delay for the signal propagating therethrough.
Claim 18
Dependent Claim
32 words
The oversampling analog-to-digital converter of claim 14 wherein said first counter circuit includes a input for receiving a preload signal for initializing the value of said first counter to a predetermined value.
References Cited (Backward Citations)
US4186384A
Cited
US4156871A
Cited
US4308524A
Cited
US4704600A
Cited
US4876542A
Cited
US4862169A
Cited
US4943807A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-03-11 | 1994-09-10 | 1995-03-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-03-11 | 1998-09-10 | 1999-03-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-03-11 | 2002-09-10 | 2003-03-12 | $7700.00 | Window Closed / Lapsed |