US4996672A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Selecting circuit for a memory operating mode
Assignee: Samsung Electronics Co Ltd
•
Filing: 1988-12-28
•
Granted: 1991-02-26
•
Expires: 2008-12-28
Abstract
Abstract In a selecting circuit for a memory operating mode, the circuit has a mode enable pulse generator which produces a short pulse for a mode enable pulse. A mode selecting clock generator which receives a mode enable pulse and selects a memory operating mode. The number of the mode selecting clock generator is determined by the number of memory operating mode to be used. A fuse, coupled with each of the mode selecting clock generators, is out when the corresponding mode selecting generator is selected and hence produces a mode selecting signal.
Inventors
- 👤 Moon G. Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:32
CPC Classifications
G; G06; G06F; G06F13/00; G11; G11C; G11C7/00; G11C7/22; G06F12/00; G06F12/02; G06F12/06; G11C7/10; G11C7/1015; G11C7/1045
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
126 words
A selecting circuit for a memory operating mode comprising: a mode enable pulse generator; a plurality of mode selecting clock generators arranged to receive a mode enable pulse from said mode enable pulse generator; and a plurality of fuses connected, one by one, to each of the mode selecting clock generators, each of said mode selecting clock generators comprising three inverters and two nodes in which a first of said nodes is connected to the corresponding fuse and to a first inverter of said three inverters and to a pair of transistors, the second of said nodes being connected to the second transistor of said pair of transistors, and the first of said transistors of said transistor pair being connected to receive a mode enable pulse.
Claim 2
Dependent Claim
126 words
A selecting circuit for a memory operating mode comprising: a mode enable pulse generator; a plurality of mode selecting clock generators arranged to receive a mode enable pulse from said mode enable pulse generator; and a plurality of fuses connected, one by one, to each of the mode selecting clock generators, each of said mode selecting clock generators comprising three inverters and two nodes in which a first of said nodes is connected to the corresponding fuse and to a first inverter of said three inverters and to a pair of transistors, the second of said nodes being connected to the second transistor of said pair of transistors, and the first of said transistors of said transistor pair being connected to receive a mode enable pulse.
Claim 3
Dependent Claim
66 words
A selecting circuit for a memory operating mode as claimed in claim 1 wherein, in each of said clock generators, said first node is disabled and said second node is enabled when the corresponding fuse is cut, and said second transistor latches the disabled state at said first node, whereby an operating mode corresponding to the mode selecting clock generator having the cut fuse is selected.
References Cited (Backward Citations)
US4833650A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-02-25 | 1994-08-27 | 1995-02-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-02-25 | 1998-08-27 | 1999-02-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-02-25 | 2002-08-27 | 2003-02-26 | $7700.00 | Window Closed / Lapsed |