Patent US4993148A successfully refreshed from Google Patents.
US4993148A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a circuit board
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-09-12
•
Granted: 1991-02-19
•
Expires: 2009-09-12
Abstract
Abstract A method is provided for forming a circuit board which comprises a copper plate and an insulating layer of photosensitive polyimide resin formed on the copper plate, the insulating layer leaving an exposed portion of a surface of the copper plate where an LSI is to be mounted. After Au plating is applied to the exposed surface of the copper plate, the LSI is mounted fixedly. A connection pattern having bonding pads is formed by copper plating on the insulating layer. The bonding pads and the LSI are connected by Au wire bonding on the Au plating applied on the bonding pads.
Inventors
- 👤 Kohei Adachi
- 👤 Mitsuyuki Takada
- 👤 Atsushi Endo
- 👤 Eishi Gofuku
- 👤 Hayato Takasago
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:18
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0201; H05K1/0203; H05K1/021; H10; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/6875; H10W40/00; H10W40/20; H10W40/25; H10W40/258; H05K1/0204; H05K1/0206; H05K1/03; H05K1/05; H05K1/056; H05K1/18; H05K1/182; H05K2201/00; H05K2201/01; H05K2201/0137; H05K2201/0154; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09745; H05K2203/00; H05K2203/04; H05K2203/049; H05K3/00; H05K3/10; H05K3/108; H05K3/46; H05K3/4644; H10W70/682; H10W70/685; H10W72/00; H10W72/071; H10W72/073; H10W72/07331; H10W72/07336; H10W72/07337; H10W72/07351; H10W72/07352; H10W72/30; H10W72/321; H10W72/351; H10W72/353; H10W72/354; H10W72/381; H10W72/50; H10W72/531; H10W72/5363; H10W72/551; H10W72/552; H10W72/5522; H10W72/59; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/951; H10W72/952; H10W90/00; H10W90/701; H10W90/751; H10W90/754; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/4913
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
108 words
A method of manufacturing a circuit board, comprising the steps of: preparing a metal substrate having a major surface; forming an insulating layer selectively, with at least one open space therein, on the major surface of said metal substrate, to expose the major surface of said metal substrate to enable at least an electronic component to be mounted in the at least one open space of said insulating layer; and forming a conductor layer selectively, with at least one open space therein, on said insulating layer in accordance with a predetermined pattern, said conductor layer being formed to enable said electronic component to be at least electrically connected.
Claim 2
Independent Claim
108 words
A method of manufacturing a circuit board, comprising the steps of: preparing a metal substrate having a major surface; forming an insulating layer selectively, with at least one open space therein, on the major surface of said metal substrate, to expose the major surface of said metal substrate to enable at least an electronic component to be mounted in the at least one open space of said insulating layer; and forming a conductor layer selectively, with at least one open space therein, on said insulating layer in accordance with a predetermined pattern, said conductor layer being formed to enable said electronic component to be at least electrically connected.
Claim 3
Dependent Claim
37 words
A method of manufacturing a circuit board in accordance with claim 1, wherein: the step of forming said insulating layer includes the step of forming a recessed portion on said exposed major surface of said metal substrate.
Claim 4
Dependent Claim
48 words
A method of manufacturing a circuit board in accordance with claim 1, wherein: the step of forming said insulating layer includes the step of forming selectively at least one conductor layer, with at least one open space therein, in accordance with a predetermined pattern in said insulating layer.
Claim 5
Dependent Claim
48 words
A method of manufacturing a circuit board in accordance with claim 1, comprising the further step of: joining and fixedly mounting the electronic component through a metallized layer on the major surface of said metal substrate exposed in the at least one open space of said insulating layer.
Claim 6
Dependent Claim
37 words
A method of manufacturing a circuit board in accordance with claim 4, wherein: the step of joining and fixedly mounting the electronic component includes the step of joining said electronic component by using a conductive adhesive material.
Claim 7
Dependent Claim
37 words
A method of manufacturing a circuit board in accordance with claim 4, wherein: the step of joining and fixedly mounting the electronic component includes the step of joining said electronic component by using an insulating adhesive material.
Claim 8
Independent Claim
128 words
A method of manufacturing a circuit board, comprising the steps of: preparing a metal substrate having a major surface; forming an insulating layer selectively with at least one open space therein, on the major surface of said metal substrate; forming a metal layer in the at least one open space of said insulating layer to at least fill an exposed portion of the major surface of said metal substrate, said metal layer being formed to enable at least an electronic component to be mounted thereon; and forming a conductor layer selectively, with at least one open space therein, on said insulating layer and said metal layer in accordance with a predetermined pattern, said conductor layer being formed to enable said electronic component to be at least electrically connected.
Claim 9
Independent Claim
128 words
A method of manufacturing a circuit board, comprising the steps of: preparing a metal substrate having a major surface; forming an insulating layer selectively with at least one open space therein, on the major surface of said metal substrate; forming a metal layer in the at least one open space of said insulating layer to at least fill an exposed portion of the major surface of said metal substrate, said metal layer being formed to enable at least an electronic component to be mounted thereon; and forming a conductor layer selectively, with at least one open space therein, on said insulating layer and said metal layer in accordance with a predetermined pattern, said conductor layer being formed to enable said electronic component to be at least electrically connected.
Claim 10
Dependent Claim
33 words
A method of manufacturing a circuit board in accordance with claim 7, wherein: the step of forming said metal layer includes the step of making said metal layer even with said insulating layer.
Claim 11
Dependent Claim
48 words
A method of manufacturing a circuit board in accordance with claim 7, wherein: the step of forming said insulating layer includes the step of forming more than one conductor layer selectively, within said at least one open space in said insulating layer in accordance with a predetermined pattern.
Claim 12
Dependent Claim
46 words
A method of manufacturing a circuit board in accordance with claim 7, comprising the further step of: joining and fixedly mounting the electronic component on said metal layer, with a portion of the electronic component passing through said conductor layer and a metallized layer formed thereon.
Claim 13
Dependent Claim
38 words
A method of manufacturing a circuit board in accordance with claim 10, wherein: the step of joining and fixedly mounting said electronic component includes the step of joining said electronic component by using an electrically conductive adhesive material.
Claim 14
Dependent Claim
38 words
A method of manufacturing a circuit board in accordance with claim 10, wherein: the step of joining and fixedly mounting said electronic component includes the step of joining said electronic component by using an electrically insulating adhesive material.
References Cited (Backward Citations)
US3793064A
Cited
FR2413016A1
Cited
US4544989A
Cited
US4682414A
Cited
US4498121A
Cited
US4737395A
Cited
US4811166A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-02-18 | 1994-08-20 | 1995-02-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-02-18 | 1998-08-20 | 1999-02-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-02-18 | 2002-08-20 | 2003-02-19 | $7700.00 | Window Closed / Lapsed |