US4992979A — Memory structure for nonsequential storage of blo…

Claim 1

Independent Claim 358 words

A random access memory, for storing multi-word blocks of N-bit words, comprising: at least one single pair of memory array chips for each of N bit positions in said words, each of said chip pairs storing data for a respective bit position in said words in said multi-word blocks in the form of a plurality of contiguously stored bits output by said each chip pair over a first group and a second group of parallel output lines; a register, a first portion of which is connected by said first group of parallel output lines to a first one of said chips in said at least one pair of chips and a second portion of which is connected by said second group of parallel output lines to a second one of said chips in said at least one pair of chips; means responsive to a first address for applying in parallel a first group of bits from said first chip over said first group of output lines to said first portion of said register; means responsive to a second address for applying in parallel a second group of bits from said second chip over said second group of output lines to said second portion of said register; means for determining an arbitrary starting address for a block serial transfer of bits from said register in a predetermined sequencing order of addresses of said words; and means responsive to said determining means for providing said first and second addresses according to the value of said starting address to said first and second address responsive means, respectively, said first and second addresses producing said first and second groups of bits for a given word bit position in a given multi-word block to said register, wherein one of said first or second groups of bits contains at least the bit at said starting address, and the other of said first or second groups of bits contains a plurality of bits with addresses which consecutively follow in said predetermined sequencing order the last bit that consecutively follows from said starting address bit in said predetermined sequencing order in said one group of bits.

Claim 2

Dependent Claim 358 words

A random access memory, for storing multi-word blocks of N-bit words, comprising: at least one single pair of memory array chips for each of N bit positions in said words, each of said chip pairs storing data for a respective bit position in said words in said multi-word blocks in the form of a plurality of contiguously stored bits output by said each chip pair over a first group and a second group of parallel output lines; a register, a first portion of which is connected by said first group of parallel output lines to a first one of said chips in said at least one pair of chips and a second portion of which is connected by said second group of parallel output lines to a second one of said chips in said at least one pair of chips; means responsive to a first address for applying in parallel a first group of bits from said first chip over said first group of output lines to said first portion of said register; means responsive to a second address for applying in parallel a second group of bits from said second chip over said second group of output lines to said second portion of said register; means for determining an arbitrary starting address for a block serial transfer of bits from said register in a predetermined sequencing order of addresses of said words; and means responsive to said determining means for providing said first and second addresses according to the value of said starting address to said first and second address responsive means, respectively, said first and second addresses producing said first and second groups of bits for a given word bit position in a given multi-word block to said register, wherein one of said first or second groups of bits contains at least the bit at said starting address, and the other of said first or second groups of bits contains a plurality of bits with addresses which consecutively follow in said predetermined sequencing order the last bit that consecutively follows from said starting address bit in said predetermined sequencing order in said one group of bits.

Claim 3

Dependent Claim 33 words

A memory as recited in claim 1, further comprising: means for sequentially transferring in said block transfer said bits applied to said register by said means responsive to said first and second addresses.

Claim 4

Dependent Claim 52 words

A memory as recited in claim 1, wherein said means for applying a first group of bits further comprises means for applying at least a third group of bits in said given multi-word block from said first chip over said first group of output lines to said first portion of said register.

Claim 5

Dependent Claim 52 words

A memory as recited in claim 1, wherein said means for applying a second group of bits further comprises means for applying at least a third group of bits in said given multi-word block from said second chip over said second group of output lines to said second portion of said register.

Claim 6

Dependent Claim 251 words

A random access memory system comprising a plurality of random access memory banks, each memory bank storing one bit of a word, each memory bank comprising: a plurality of memories each delivering a first plurality of data bits in parallel to a first plurality of outputs thereof, said memories having stored therein data distributed in predetermined blocks, each block being distributed over said plurality of memories and over a plurality of said first plurality of data bits within said memories, each of said data bits contained within said memories being addressed by a unique address; a register receiving on respective inputs all of said first plurality of data bits from all of said first plurality of outputs of all of said plurality of memories; and transfer control means responsive to a first address for transferring all data bits in one of said blocks containing one of said data bits addressed by said first address from said memories to said register in multiple access cycles, said transfer control means transferring in a first one of said multiple access cycles said data bit addressed by said first address in combination with bits consecutively following said addressed data bit in said predetermined sequencing order, with some of said consecutively following bits being in a memory in said plurality of memories that is different from the memory containing said addressed data bit, and also transferring remaining ones of said all data bits in a predetermined sequencing order in subsequent ones of said multiple access cycles.

Claim 7

Dependent Claim 251 words

A random access memory system comprising a plurality of random access memory banks, each memory bank storing one bit of a word, each memory bank comprising: a plurality of memories each delivering a first plurality of data bits in parallel to a first plurality of outputs thereof, said memories having stored therein data distributed in predetermined blocks, each block being distributed over said plurality of memories and over a plurality of said first plurality of data bits within said memories, each of said data bits contained within said memories being addressed by a unique address; a register receiving on respective inputs all of said first plurality of data bits from all of said first plurality of outputs of all of said plurality of memories; and transfer control means responsive to a first address for transferring all data bits in one of said blocks containing one of said data bits addressed by said first address from said memories to said register in multiple access cycles, said transfer control means transferring in a first one of said multiple access cycles said data bit addressed by said first address in combination with bits consecutively following said addressed data bit in said predetermined sequencing order, with some of said consecutively following bits being in a memory in said plurality of memories that is different from the memory containing said addressed data bit, and also transferring remaining ones of said all data bits in a predetermined sequencing order in subsequent ones of said multiple access cycles.

Claim 8

Dependent Claim 122 words

A random access memory system as recited in claim 9, wherein each of said memories has a higher order address input and a lower order address input and wherein said transfer control means includes means for applying a higher order part of said first address to said higher order address input of said memories and comprises means for logically combining at least two bits of a medium order part of said first address with a signal representing a sequencing of said multiple access cycles to form a plurality of combined address signals, said combined address signals being applied to said lower order address inputs of respective ones of said memories to control which data bits are accessed in said multiple access cycles.

Claim 9

Dependent Claim 37 words

A memory system as recited in claim 6, further comprising means for serially reading data from said register including a counter having a preset input to which a lower order part of said first address is applied.

Claim 10

Dependent Claim 119 words

A random access memory as recited in claim 1, wherein each of said memory array chips has a higher order address input and a lower order address input and wherein said means for providing said first and second addresses includes means for applying a higher order part of said first address to said higher order address input of said memory array chips and comprises means for logically combining at least two bits of a medium order part of said first address with a signal representing a sequencing of multiple access cycles to form a plurality of combined address signals, said combined address signals being applied to said lower order address inputs of respective ones of said memory array chips.

Claim 11

Dependent Claim 55 words

A random access memory as recited in claim 1: wherein said register is a first register; and further comprising a second register receiving in parallel outputs of said first and second portions of said first register, a number of locations in said first register being equal to a number of location in said second register.

Claim 12

Dependent Claim 81 words

A random access memory as recited in claim 5, wherein said register is a first register, said random access memory further comprising: a second register receiving in parallel outputs of said first and second portions of said first register, a number of locations in said first register being equal to a number of locations in said second register; and means for serially reading data from said first and second registers, said serially reading means including a counter having a preset input.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1994-02-11	1994-08-13	1995-02-12	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1998-02-11	1998-08-13	1999-02-12	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2002-02-11	2002-08-13	2003-02-12	$7700.00	Window Closed / Lapsed

Memory structure for nonsequential storage of block bytes in multi bit chips

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag