US4992387A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for fabrication of self-aligned asymmetric field effect transistors
Assignee: Panasonic Holdings Corp
•
Filing: 1990-03-20
•
Granted: 1991-02-12
•
Expires: 2010-03-20
Abstract
Abstract A method for fabrication of a field effect transistor includes forming an insulator film of a proper thickness at a predetermined region on one principal surface of a compound semiconductor substrate, forming a gate electrode of a refractory metal on a side wall of the insulator film in a self-alignment manner, and implanting ions with a mask of the insulator film and the gate electrode to form ion implanted regions in the substrate asymmetrically with respect to the gate electrode.
Inventors
- 👤 Akiyoshi Tamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:56
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/0616; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/161; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01326; H10D64/0133
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
178 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming an insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on said substrate and said insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end portion of said insulator film in a self-alignment manner; and a step of conducting ion implantation for formation of a source region with said insulator film and said gate electrode used as masks to form a region of a high impurity concentration in a portion of said substrate on an unmasking side of said gate electrode so that source and drain regions comprising said region of said high impurity concentration and said active layer and having different impurity concentrations are formed in said substrate on opposite sides of said gate electrode.
Claim 2
Independent Claim
178 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming an insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on said substrate and said insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end portion of said insulator film in a self-alignment manner; and a step of conducting ion implantation for formation of a source region with said insulator film and said gate electrode used as masks to form a region of a high impurity concentration in a portion of said substrate on an unmasking side of said gate electrode so that source and drain regions comprising said region of said high impurity concentration and said active layer and having different impurity concentrations are formed in said substrate on opposite sides of said gate electrode.
Claim 3
Independent Claim
218 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming an insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on the resulting surface portion of said substrate and said insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end portion of said insulator film in a self-alignment manner; a step of conducting first ion implantation for formation of a source region with said insulator film and said gate electrode used as masks so that a first impurity concentration region is formed in a portion of said substrate on unmasked side of said gate electrode; and a step of removing said insulator film and conducting second ion implantation for formation of a drain region with said gate electrode used as a mask so that a second impurity concentration region is formed in a portion of said substrate to thereby form the source region and a drain region having the first and second different impurity concentrations respectively in said substrate on opposite sides of said gate electrode.
Claim 4
Independent Claim
218 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming an insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on the resulting surface portion of said substrate and said insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end portion of said insulator film in a self-alignment manner; a step of conducting first ion implantation for formation of a source region with said insulator film and said gate electrode used as masks so that a first impurity concentration region is formed in a portion of said substrate on unmasked side of said gate electrode; and a step of removing said insulator film and conducting second ion implantation for formation of a drain region with said gate electrode used as a mask so that a second impurity concentration region is formed in a portion of said substrate to thereby form the source region and a drain region having the first and second different impurity concentrations respectively in said substrate on opposite sides of said gate electrode.
Claim 5
Independent Claim
265 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming a first insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on the resulting surface portion of said substrate and said first insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end potion of said first insulator film in a self-alignment manner; a step of forming a second insulator film on said first insulator film, said gate electrode and said substrate to thereby form a thick insulator portion of said second insulator film on exposed side wall portion of said gate electrode; a step of conducting first ion implantation for formation of a source region with said first insulator film, said gate electrode and said second insulator film thick portion used as masks so that a high impurity concentration region is formed in a portion of said substrate on unmasked side of said gate electrode; and a step of removing said first and second insulator films and conducting second ion implantation for formation of a drain region with said gate electrode used as a mask so that a low impurity concentration region is formed in a portion of said substrate to thereby form the source region and drain region having different impurity concentrations in said substrate on opposite sides of said gate electrode.
Claim 6
Independent Claim
265 words
A method for fabrication of a field effect transistor comprising: a step of forming an active layer in a principal surface portion of a compound semiconductor substrate; a step of forming a first insulator film to cover an upper surface portion of said active layer; a step of forming a conductor film on the resulting surface portion of said substrate and said first insulator film and removing selectively said conductor film through etching in a vertical direction so that a gate electrode comprising a portion of said conductor film is formed on an end potion of said first insulator film in a self-alignment manner; a step of forming a second insulator film on said first insulator film, said gate electrode and said substrate to thereby form a thick insulator portion of said second insulator film on exposed side wall portion of said gate electrode; a step of conducting first ion implantation for formation of a source region with said first insulator film, said gate electrode and said second insulator film thick portion used as masks so that a high impurity concentration region is formed in a portion of said substrate on unmasked side of said gate electrode; and a step of removing said first and second insulator films and conducting second ion implantation for formation of a drain region with said gate electrode used as a mask so that a low impurity concentration region is formed in a portion of said substrate to thereby form the source region and drain region having different impurity concentrations in said substrate on opposite sides of said gate electrode.
Claim 7
Dependent Claim
68 words
A method according to claim 3, wherein said source region and said drain region are formed of said high and said low impurity concentration regions respectively, a portion of said active layer is formed under said gate electrode, and a portion of said low impurity concentration region is formed under said second insulator film thick portion and between said source region and said portion of said active layer.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-02-11 | 1994-08-13 | 1995-02-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-02-11 | 1998-08-13 | 1999-02-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-02-11 | 2002-08-13 | 2003-02-12 | $7700.00 | Window Closed / Lapsed |