← Back to Patent Explorer
US4990912A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital peak/valley detector

Assignee: Wavetek RF Products Inc
•
Filing: 1988-10-21
•
Granted: 1991-02-05
•
Expires: 2008-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A peak-valley detector of an analog signal which provides a digital output of the analog signal. A digital counter is used having an output coupled to a digital-to-analog convertor. The output of the digital-to-analog convertor is compared to an input analog signal. The output of the comparator is used to control the input of a clock signal to the counter. A selective invertor controls whether the comparator's output allows counting for signals above or below the digital-to-analog convertor's output level.

Inventors

  • 👤 Anthony P. Selwa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:35
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/48; G; G06; G06J; G06J1/00

Claims Analysis

Total Claims: 27
Claim 1
Independent Claim 93 words
A digital peak/valley detector for measuring an analog input signal comprising: counter means for varying a digital signal in response to an adjusting a signal; convertor means for converting said digital signal from said counter means to an analog signal; comparing means for comparing said analog input signal to said analog signal from said convertor means; and adjusting means controlled by said comparing means for providing said adjusting signal to said counter, said adjusting means comprising a logical AND gate having a first input coupled to an inhibit output of said counter means.
Claim 2
Dependent Claim 93 words
A digital peak/valley detector for measuring an analog input signal comprising: counter means for varying a digital signal in response to an adjusting a signal; convertor means for converting said digital signal from said counter means to an analog signal; comparing means for comparing said analog input signal to said analog signal from said convertor means; and adjusting means controlled by said comparing means for providing said adjusting signal to said counter, said adjusting means comprising a logical AND gate having a first input coupled to an inhibit output of said counter means.
Claim 3
Dependent Claim 30 words
The digital peak/valley detector of claim 1 wherein said counter means comprises an N-bit counter where N is the number of bits in a word of output from said counter.
Claim 4
Dependent Claim 15 words
The digital peak/valley detector of claim 1 wherein said convertor means comprises a digital-to-analog convertor.
Claim 5
Dependent Claim 35 words
The digital peak/valley detector of claim 1 wherein said logical AND gate additionally comprises a second input coupled to an output of said comparing means and a third input coupled to a clock input signal.
Claim 6
Dependent Claim 36 words
The digital peak/valley detector of claim 1 further comprising an increment/decrement means for controlling said adjusting means to perform one of an increment function on said counter means and a decrement function on said counter means.
Claim 7
Dependent Claim 95 words
A digital peak/valley detector comprising: a counter having a clock input, and a digital signal output; a digital-to-analog convertor having a digital input coupled to said digital signal output of said counter and an analog output; a comparator having a first input coupled to an analog input signal and a second input coupled to said analog output of said digital-to-analog convertor; a logical AND gate having a first input coupled to an output of said comparator, a second input coupled to a clock input, and an output coupled to said clock input of said counter.
Claim 8
Dependent Claim 95 words
A digital peak/valley detector comprising: a counter having a clock input, and a digital signal output; a digital-to-analog convertor having a digital input coupled to said digital signal output of said counter and an analog output; a comparator having a first input coupled to an analog input signal and a second input coupled to said analog output of said digital-to-analog convertor; a logical AND gate having a first input coupled to an output of said comparator, a second input coupled to a clock input, and an output coupled to said clock input of said counter.
Claim 9
Dependent Claim 27 words
The digital peak/valley detector of claim 6 wherein said counter further comprises a load input, a preset input, an up/down control input, and a ripple carry output.
Claim 10
Dependent Claim 46 words
The digital peak/valley detector of claim 7 further comprises a logical exclusive-OR gate having a first input coupled to an up/down control signal, a second input coupled to said output of said comparator, and an output coupled to said first input of said logical AND gate.
Claim 11
Dependent Claim 26 words
The digital peak/valley detector of claim 8 wherein said logical AND gate further comprises a third input coupled to said ripple carry output of said counter.
Claim 12
Dependent Claim 66 words
The digital peak/valley detector of claim 9, further comprising: a one shot having an input coupled to said output of said exclusive-OR gate and an output; and a logical OR gate having a first input coupled to said output of said one shot, a second input coupled to said output of said logical AND gate, and an output coupled to said clock input of said counter.
Claim 13
Dependent Claim 34 words
The digital peak/valley detector of claim 10, further comprising an operational amplifier having an input coupled to said output of said digital-to-analog convertor and an output coupled to said second input of said comparator.
Claim 14
Dependent Claim 65 words
The digital peak/valley detector of claim 6 further comprising: a one shot having an input coupled to said output of said comparator and an output; and a logical OR gate having a first input coupled to said output of said one shot, a second input coupled to said output of said logical AND gate, and an output coupled to said clock input of said counter.
Claim 15
Dependent Claim 34 words
The digital peak/valley detector of claim 12 further comprising an operational amplifier having an input coupled to said output of said digital-to-analog convertor and an output coupled to said second input of said comparator.
Claim 16
Dependent Claim 34 words
The digital peak/valley detector of claim 6 further comprising an operational amplifier having an input coupled to said output of said digital-to-analog convertor and an output coupled to said second input of said comparator.
Claim 17
Independent Claim 87 words
A method for determining a digital peak value of an analog input signal comprising the steps of: presetting a counter means for varying a digital signal to a minimum value; converting said digital signal to an analog signal; comparing said analog signal with said analog input signal; transmitting an adjusting signal to said counter means if said analog input signal has a value greater than a value of said analog signal; and incrementing said digital signal of said counter means if said adjusting signal is transmitted thereto.
Claim 18
Independent Claim 87 words
A method for determining a digital peak value of an analog input signal comprising the steps of: presetting a counter means for varying a digital signal to a minimum value; converting said digital signal to an analog signal; comparing said analog signal with said analog input signal; transmitting an adjusting signal to said counter means if said analog input signal has a value greater than a value of said analog signal; and incrementing said digital signal of said counter means if said adjusting signal is transmitted thereto.
Claim 19
Independent Claim 93 words
A method for determining a digital valley value of an analog input signal comprising the steps of: presetting a counter means for varying a digital signal in response to an adjusting signal to a maximum value; converting said digital signal to an analog signal; comparing said analog signal with said analog input signal; transmitting an adjusting signal to said counter means if said analog input signal has a value less than a value of said analog signal; and decrementing said digital signal of said counter means if said adjusting signal is transmitted thereto.
Claim 20
Independent Claim 93 words
A method for determining a digital valley value of an analog input signal comprising the steps of: presetting a counter means for varying a digital signal in response to an adjusting signal to a maximum value; converting said digital signal to an analog signal; comparing said analog signal with said analog input signal; transmitting an adjusting signal to said counter means if said analog input signal has a value less than a value of said analog signal; and decrementing said digital signal of said counter means if said adjusting signal is transmitted thereto.
Claim 21
Independent Claim 202 words
A method for determining a peak-to-peak signal level utilizing a counter means for varying a digital signal in response to an adjusting signal, convertor means for converting said digital signal from said counter means to an analog signal, comparing means for comparing an analog input signal to said analog signal from said convertor means, adjusting means controlled by said comparing means for providing said adjusting signal to said counter, and increment/decrement means for controlling said adjusting means to perform one of an increment function on said counter means and a decrement function on said counter means, said method comprising the steps of: setting said increment/decrement means to control said adjusting means to perform one of an increment function on said counter means and a decrement function on said counter means; presetting said counter means to an initial value; determining a first peak value of said analog input signal; setting said increment/decrement means to control said adjusting means to perform a remaining one of an increment function on said counter means and a decrement function on said counter means; determining a second peak value of said analog input signal; and comparing said first and second peak values to determine said peak-to-peak signal level.
Claim 22
Independent Claim 202 words
A method for determining a peak-to-peak signal level utilizing a counter means for varying a digital signal in response to an adjusting signal, convertor means for converting said digital signal from said counter means to an analog signal, comparing means for comparing an analog input signal to said analog signal from said convertor means, adjusting means controlled by said comparing means for providing said adjusting signal to said counter, and increment/decrement means for controlling said adjusting means to perform one of an increment function on said counter means and a decrement function on said counter means, said method comprising the steps of: setting said increment/decrement means to control said adjusting means to perform one of an increment function on said counter means and a decrement function on said counter means; presetting said counter means to an initial value; determining a first peak value of said analog input signal; setting said increment/decrement means to control said adjusting means to perform a remaining one of an increment function on said counter means and a decrement function on said counter means; determining a second peak value of said analog input signal; and comparing said first and second peak values to determine said peak-to-peak signal level.
Claim 23
Dependent Claim 25 words
The method of claim 17 wherein said first peak value is a maximum peak value and said second peak value is a minimum peak value.
Claim 24
Dependent Claim 28 words
The method of claim 17 wherein said counter means comprises an N-bit counter where N is the number of bits in a word of output from said counter.
Claim 25
Dependent Claim 13 words
The method of claim 17 wherein said convertor means comprises a digital-to-analog convertor.
Claim 26
Dependent Claim 36 words
The method of claim 17 wherein said adjusting means comprises a logical AND gate having a first input coupled to an output of said comparator means and a second input coupled to a clock input signal.
Claim 27
Dependent Claim 24 words
The method of claim 21 wherein said logical AND gate further comprises a third input coupled to an inhibit output of said counter means.

References Cited (Backward Citations)

US3471853A Cited
US3800236A Cited
US4001604A Cited
US4165508A Cited
US4367457A Cited
JPS5894198A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-02-04 1994-08-06 1995-02-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-02-04 1998-08-06 1999-02-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-02-04 2002-08-06 2003-02-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag