Patent US4988951A successfully refreshed from Google Patents.
US4988951A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Quadrature phase demodulator capable of operating under a wide input dynamic range
Assignee: NEC Corp
•
Filing: 1990-04-24
•
Granted: 1991-01-29
•
Expires: 2010-04-24
Abstract
Abstract In a demodulator for demodulating into a demodulated signal a quadrature phase modulated signal having a large varying amplitude caused by various radio transmission link conditions, a preprocessing circuit (21) logarithmically processes the envelope to produce a first preprocessed signal having a logarithmically compressed and digitized amplitude and limits the amplitude to multiple values to produce a second preprocessed signal. A phase detecting circuit (22) detects a phase difference between a reference signal having a reference frequency and the second preprocessed signal and produces a phase difference signal representative of the phase difference. A processing circuit (23) processes the first preprocessed signal and the phase difference signal to produce first and second processed signals collectively as the demodulated signal. Preferably, the processing circuit comprises an exponential processor for exponentially processing the first preprocessed signal to produce an exponentially processed signal as the first processed signal.
Inventors
- 👤 Hideho Tomita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 23:31
CPC Classifications
H; H03; H03D; H03D1/00; H03D1/22; H03D1/2245
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
149 words
A demodulator for demodulating into a demodulated signal a quadrature phase modulated signal, that operates on receiving an input signal, as a demodulator input signal, with a large varying amplitude caused by various radio transmission link conditions, wherein the improvement comprises: preprocessing means responsive to said quadrature phase modulated signal for logarithmically processing said demodulator input signal to produce a first preprocessed signal and for limiting said amplitude to multiple values to produce a second preprocessed signal; phase detecting means connected to said preprocessing means for detecting a phase difference between a reference signal having a reference frequency and said second preprocessed signal to produce a phase difference signal representative of said phase difference; and processing means connected to said preprocessing means and said phase detecting means for processing said first preprocessed signal and phase difference signal to produce first and second processed signals collectively as said demodulated signal.
Claim 2
Dependent Claim
149 words
A demodulator for demodulating into a demodulated signal a quadrature phase modulated signal, that operates on receiving an input signal, as a demodulator input signal, with a large varying amplitude caused by various radio transmission link conditions, wherein the improvement comprises: preprocessing means responsive to said quadrature phase modulated signal for logarithmically processing said demodulator input signal to produce a first preprocessed signal and for limiting said amplitude to multiple values to produce a second preprocessed signal; phase detecting means connected to said preprocessing means for detecting a phase difference between a reference signal having a reference frequency and said second preprocessed signal to produce a phase difference signal representative of said phase difference; and processing means connected to said preprocessing means and said phase detecting means for processing said first preprocessed signal and phase difference signal to produce first and second processed signals collectively as said demodulated signal.
Claim 3
Dependent Claim
110 words
A demodulator as claimed in claim 1, wherein said preprocessing means comprises: a logarithmic processor responsive to said quadrature phase modulated signal for compressing said amplitude in accordance with logarithmic conversion to produce a first logarithmically processed signal and for limiting said demodulator input signal to produce a second processed signal having a limited amplitude; an analog-to-digital converter connected to said logarithmic processor for digitizing said first logarithmically processed signal to produce a converted digital signal as said first preprocessed signal; and an amplitude limiter connected to said logarithmic processor for limiting said limited amplitude with said multiple values to produce an amplitude limited signal as said second preprocessed signal.
Claim 4
Dependent Claim
71 words
A demodulator as claimed in claim 2, wherein said phase detecting means comprises: a reference signal generator for generating said reference signal; and a phase detector connected to said amplitude limiter and said reference signal generator for generating said reference signal; and a phase detector connected to said amplitude limiter and said reference signal generator for detecting said phase difference to produce a phase detection signal as said phase difference signal.
Claim 5
Dependent Claim
57 words
A demodulator as claimed in claim 3, wherein said processing means comprises: an exponential processor connected to said analog-to-digital converter for exponentially processing said converted digital signal in accordance with exponential conversion to produce an exponentially processed signal as said first processed signal; and producing means for producing said phase difference signal as said second processed signal.
Claim 6
Dependent Claim
97 words
A demodulator as claimed in claim 4, said converted digital signal having a logarithmically compressed and digitized amplitude having a maximum value, wherein said processing means further comprises: a tracking circuit connected to said analog-to-digital converter for tracking said logarithmically compressed and digitized amplitude to find said maximum value to produce a maximum value signal representative of said maximum value; and a subtracter connected to said analog-to-digital converter and said tracking circuit for subtracting said maximum value signal from said converted digital signal to supply a difference signal, as said converted digital signal to said exponential processor.
Claim 7
Dependent Claim
177 words
A demodulator as claimed in claim 3, wherein said processing means comprises: an exponential processor connected to said analog-to-digital converter for exponentially processing said converted digital signal in accordance with exponential conversion to produce an exponentially processed signal; a first converter connected to said phase detector and responsive to said phase difference signal for converting said phase difference to a sine function to produce a sine function signal representative of said sine function; a second converter connected to said phase detector and responsive to said phase difference signal for converting said phase difference to a cosine function to produce a cosine function signal representative of said cosine function; a first multiplier connected to said exponential processor and said first converter for multiplying said exponentially processed signal by said sine function signal to produce a first multiplied signal as said first processed signal; and a second multiplier connected to said exponential processor and said second converter for multiplying said exponentially processed signal by said cosine function signal to produce a second multiplied signal as said second processed signal.
Claim 8
Dependent Claim
98 words
A demodulator as claimed in claim 6, said converted digital signal having a logarithmically compressed and digitized amplitude having a maximum value, wherein said processing means further comprises: a tracking circuit connected to said analog-to-digital converter for tracking said logarithmically compressed and digitized amplitude to find said maximum value to produce a maximum value signal representative of said maximum value signal; and a subtracter connected to said analog-to-digital converter and said tracking circuit for subtracting said maximum value signal from said converted digital signal to supply a difference signal, as said converted digital signal, to said exponential processor.
References Cited (Backward Citations)
US4910469A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-28 | 1994-07-30 | 1995-01-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-28 | 1998-07-30 | 1999-01-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-28 | 2002-07-30 | 2003-01-29 | $7700.00 | Window Closed / Lapsed |