US4987327A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for adjusting DC offset voltage
Assignee: Motorola Solutions Inc
•
Filing: 1989-05-30
•
Granted: 1991-01-22
•
Expires: 2009-05-30
Abstract
Abstract A CMOS differential amplifier or comparator circuit (100) is provided having minimized DC offset voltage. The circuit includes parallel coupled stages (110, 120, 130, 140, 150, 160) that are selectively controlled by an F.E.T. switch (182). The current through each stage is a function of its FET sizing. The current through the differential amplifier is adjusted by the selectively activated certain stages, which increase the current through differential amplifier (100), thereby adjusting the DC offset. The FETs in each stage are sized differently to allow flexibility in adjusting DC offset voltage.
Inventors
- 👤 Virgilio A. Fernandez
- 👤 Gianfranco Gerosa
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:55
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45479; H03F3/45632; H03F3/45744; H03F3/45766; H03F3/45771
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
90 words
In an apparatus having an offset voltage being adjustable by adjusting current through a circuit, comprising: means for biasing said circuit; plurality of parallel transistor stages coupled to said circuit, each including: at least one transistor, means for increasing the current through said transistor stages when said transistor stages are activated, wherein geometry of said transistor determines the current increase; means for selectively activating a number of said transistor stages responsive to at least one control signal wherein the selected number of activated stages adjust the current through said circuit.
Claim 2
Dependent Claim
90 words
In an apparatus having an offset voltage being adjustable by adjusting current through a circuit, comprising: means for biasing said circuit; plurality of parallel transistor stages coupled to said circuit, each including: at least one transistor, means for increasing the current through said transistor stages when said transistor stages are activated, wherein geometry of said transistor determines the current increase; means for selectively activating a number of said transistor stages responsive to at least one control signal wherein the selected number of activated stages adjust the current through said circuit.
Claim 3
Dependent Claim
12 words
The apparatus of claim 1, wherein said circuit comprises a differential circuit.
Claim 4
Dependent Claim
13 words
The apparatus of claim 2, wherein said differential circuit comprises a differential amplifier.
Claim 5
Dependent Claim
12 words
The apparatus of claim 2, wherein said differential circuit comprises a comparator.
Claim 6
Dependent Claim
13 words
The apparatus of claim 2, wherein said differential circuit comprises an operational amplifier.
Claim 7
Dependent Claim
11 words
The apparatus of claim 1, wherein said transistor stages include FETs.
Claim 8
Dependent Claim
15 words
The apparatus of claim 1, wherein said transistors of said transistor stages have differential geometries.
Claim 9
Dependent Claim
96 words
A transistor circuit having adjustable offset voltage by adjusting current through said transistor circuit; comprising: means for biasing said circuit; a differential circuit; a plurality of parallel coupled transistor stages, coupled to said differential circuit, each including; at least one transistor, means for increasing the current through said transistor stages when said stages are activated, wherein geometry of said transistor determines the current increase; means for selectively activating a number of said transistor stages responsive to a least one control signal wherein the selected number of activated transistor stages adjust the current through said differential circuit.
Claim 10
Dependent Claim
96 words
A transistor circuit having adjustable offset voltage by adjusting current through said transistor circuit; comprising: means for biasing said circuit; a differential circuit; a plurality of parallel coupled transistor stages, coupled to said differential circuit, each including; at least one transistor, means for increasing the current through said transistor stages when said stages are activated, wherein geometry of said transistor determines the current increase; means for selectively activating a number of said transistor stages responsive to a least one control signal wherein the selected number of activated transistor stages adjust the current through said differential circuit.
Claim 11
Dependent Claim
12 words
The apparatus of claim 8, wherein said differential circuit includes FET transistors.
Claim 12
Dependent Claim
12 words
The apparatus of claim 8, wherein said transistor stages include FET transistors
Claim 13
Dependent Claim
15 words
The apparatus of claim 10, wherein said transistors of said transistor stages have different geometries.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-21 | 1994-07-23 | 1995-01-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-21 | 1998-07-23 | 1999-01-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-21 | 2002-07-23 | 2003-01-22 | $7700.00 | Window Closed / Lapsed |