US4983533A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High-density electronic modules - process and product
Assignee: Nytell Software LLC
•
Filing: 1987-10-28
•
Granted: 1991-01-08
•
Expires: 2007-10-28
Abstract
Abstract A high-density electronic module is disclosed, which is suitable for use as a DRAM, SRAM, ROM, logic unit, arithmetic unit, etc. It is formed by stacking integrated-circuit chips, each of which carries integrated circuitry. The chips are glued together, with their leads along one edge, so that all the leads of the stack are exposed on an access plane. Where heat extraction augmentation is needed, additional interleaved layers are included in the stacks which have high thermal conductivity, and are electrical insulators. These interleaved layers may carry rerouting electrical conductors. Bonding bumps are formed at appropriate points on the access plane. A stack-supporting substrate is provided with suitable circuitry and bonding bumps on its face. A layer of insulation is applied to either the access plane or stack-supporting substrate, preferably the latter. The bonding bumps on the insulation-carrying surface are formed after the insulation has been applied. The substrate face is placed on the access plane of the stack, their bonding bumps are microscopically aligned, and then bonded together under heat and/or pressure.
Inventors
- 👤 Tiong C. Go
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 19:49
CPC Classifications
H; H05; H05K; H05K7/00; H05K7/02; H05K7/023; H10; H10W; H10W90/00; H10W72/00; H10W72/01; H10W72/834; H10W90/20; H10W90/288; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49004; Y10T29/49117; Y10T29/49124; Y10T29/4913
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
186 words
A method for fabricating a package containing high density electronic circuitry, comprising: providing a plurality of integrated circuit chips, each having a multiplicity of closely-spaced electrical leads at one or more edges thereof; interspersing in the stack of integrated circuit chips a plurality of interleaved layers formed of material having high thermal conductivity to extract heat from the stack. stacking and bonding the integrated circuit chips and the interleaved layers in a structure having an access plane, on which plane there is a two-dimensional array of closely-spaced electrical leads; forming on the access plane, in direct or indirect electrical contact with the chip leads, a plurality of conductive lines and a plurality of conductive terminals; providing a stack-carrying substrate adapted to support the stacked chips and having formed thereon a plurality of conductive lines and a plurality of conductive terminals; the conductive terminals on the access plane being located in precise matched relationship with the conductive terminals on the stack-carrying substrate; and securing the stacked structure to the stack-carrying substrate, with the conductive terminals on the access plane separately contacting the conductive terminals on the substrate.
Claim 2
Independent Claim
186 words
A method for fabricating a package containing high density electronic circuitry, comprising: providing a plurality of integrated circuit chips, each having a multiplicity of closely-spaced electrical leads at one or more edges thereof; interspersing in the stack of integrated circuit chips a plurality of interleaved layers formed of material having high thermal conductivity to extract heat from the stack. stacking and bonding the integrated circuit chips and the interleaved layers in a structure having an access plane, on which plane there is a two-dimensional array of closely-spaced electrical leads; forming on the access plane, in direct or indirect electrical contact with the chip leads, a plurality of conductive lines and a plurality of conductive terminals; providing a stack-carrying substrate adapted to support the stacked chips and having formed thereon a plurality of conductive lines and a plurality of conductive terminals; the conductive terminals on the access plane being located in precise matched relationship with the conductive terminals on the stack-carrying substrate; and securing the stacked structure to the stack-carrying substrate, with the conductive terminals on the access plane separately contacting the conductive terminals on the substrate.
Claim 3
Dependent Claim
15 words
The method of claim 1 in which the integrated circuit chips are gallium arsenide chips.
Claim 4
Dependent Claim
16 words
The method of claim 1 in which the material of the interleaved layers is beryllium oxide.
Claim 5
Dependent Claim
36 words
The method of claim 1 which also comprises: forming on at least some of the interleaved layers electrical conductors which interconnect the leads on the integrated circuit chips with the conductive lines on the access plane.
Claim 6
Dependent Claim
24 words
The method of claim 1 in which the leads on the integrated circuit chips connect directly to the conductive lines on the access plane.
Claim 7
Independent Claim
152 words
A method for fabricating a package containing high-density electronic circuitry, comprising: providing a plurality of separate layers, at least some of which are IC chips, and at least some of which have electrical conductors terminating at a common interconnect plane; stacking and bonding the layers to form an integrated stack having electrical terminals on its interconnect plane providing a stack-carrying substrate having printed circuitry thereon including a separate IC chip conductor available for connection to each IC chip, an interlinking conductor interconnecting the IC chip conductors, and a reduced number of conductors leading from the interlinking conductor toward external circuitry; securing the integrated stack to the stack-carrying substrate with each IC chip in the stack electrically connected to a separate conductor on the substrate; determining whether any stacked IC chip is defective; and removing portions of the interlinking conductor on the substrate to isolate the defective IC chip from the external circuitry.
Claim 8
Independent Claim
152 words
A method for fabricating a package containing high-density electronic circuitry, comprising: providing a plurality of separate layers, at least some of which are IC chips, and at least some of which have electrical conductors terminating at a common interconnect plane; stacking and bonding the layers to form an integrated stack having electrical terminals on its interconnect plane providing a stack-carrying substrate having printed circuitry thereon including a separate IC chip conductor available for connection to each IC chip, an interlinking conductor interconnecting the IC chip conductors, and a reduced number of conductors leading from the interlinking conductor toward external circuitry; securing the integrated stack to the stack-carrying substrate with each IC chip in the stack electrically connected to a separate conductor on the substrate; determining whether any stacked IC chip is defective; and removing portions of the interlinking conductor on the substrate to isolate the defective IC chip from the external circuitry.
Claim 9
Independent Claim
156 words
A method for fabricating a package containing high density electronic circuitry, comprising: providing a plurality of integrated circuit chips, each having a multiplicity of closely-spaced electrical leads at one or more edges thereof; interspersing in the stack of integrated circuit chips a plurality of interleaved layers formed of material having high thermal conductivity to extract heat from the stack; stacking and bonding the integrated circuit chips and the interleaved layers in a structure having an access plane, on which plane there is a two-dimensional array of closely-spaced electrical leads; forming on the access plane, in direct or indirect electrical contact with the chip leads, a plurality of conductive lines; providing a stack-carrying substrate adapted to support the stacked chips and having formed thereon a plurality of conductive lines; securing the stacked structure to the stack-carrying substrate; and providing electrical connections between the conductive lines on the access plane and the conductive lines on the stack-carrying substrate.
Claim 10
Independent Claim
156 words
A method for fabricating a package containing high density electronic circuitry, comprising: providing a plurality of integrated circuit chips, each having a multiplicity of closely-spaced electrical leads at one or more edges thereof; interspersing in the stack of integrated circuit chips a plurality of interleaved layers formed of material having high thermal conductivity to extract heat from the stack; stacking and bonding the integrated circuit chips and the interleaved layers in a structure having an access plane, on which plane there is a two-dimensional array of closely-spaced electrical leads; forming on the access plane, in direct or indirect electrical contact with the chip leads, a plurality of conductive lines; providing a stack-carrying substrate adapted to support the stacked chips and having formed thereon a plurality of conductive lines; securing the stacked structure to the stack-carrying substrate; and providing electrical connections between the conductive lines on the access plane and the conductive lines on the stack-carrying substrate.
Claim 11
Dependent Claim
15 words
The method of claim 7 in which the integrated circuit chips are gallium arsenide chips.
Claim 12
Dependent Claim
16 words
The method of claim 7 in which the material of the interleaved layers is beryllium oxide.
Claim 13
Dependent Claim
36 words
The method of claim 7 which also comprises: forming on at least some of the interleaved layers electrical conductors which interconnect the leads on the integrated circuit chips with the conductive lines on the access plane.
Claim 14
Dependent Claim
24 words
The method of claim 7 in which the leads on the integrated circuit chips connect directly to the conductive lines on the access plane.
References Cited (Backward Citations)
US3769702A
Cited
DE2902002A1
Cited
US4551629A
Cited
US4646128A
Cited
US4525921A
Cited
US4608592A
Cited
US4727410A
Cited
US4672737A
Cited
US4706166A
Cited
US4764846A
Cited
US4794092A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-07 | 1994-07-09 | 1995-01-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-07 | 1998-07-09 | 1999-01-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-07 | 2002-07-09 | 2003-01-08 | $7700.00 | Window Closed / Lapsed |