US4982365A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device with a potential level-setting circuit
Assignee: Toshiba Corp
•
Filing: 1990-02-07
•
Granted: 1991-01-01
•
Expires: 2010-02-07
Abstract
Abstract During a data-clearing operation, while maintaining in the OFF state the transfer gate transistors in each of the static type memory cells associated with at least one column, the source of one of two drive transistors incorporated in the memory cell is set to a high potential level, and the source of the other drive transistor to a low level. As a result, the clearing operation is performed to a minimum of 1 column in the memory cell matrix. Due to the arrangement of the memory device, no address-selecting operation is required for selecting a memory cell during the clearing operation. Moreover, the clearing operation is carried out in a minimum unit of 1 column in the memory cell matrix. Consequently, the processing time for the clearing operation is reduced. Furthermore, the DC current flowing during the clearing operation is reduced, since the transfer gate transistor in the memory cell is maintained in the OFF state during the clearing operation, with the result that the power consumption is lowered.
Inventors
- 👤 Takayuki Ohtani
- 👤 Mitsuo Isobe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 21:41
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/20; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417; G11C11/419
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
148 words
A semiconductor memory device comprising: a plurality of memory cells arranged in the form of a matrix constituted by a plurality of rows and columns, each memory including a flip-flop circuit constituted by two load elements and two drive MOS transistors connected respectively to said load elements, and two transfer gate transistors connected respectively to drains of said two MOS transistors; and potential level-setting means which receives a data clear signal and a clear control signal and, in accordance with the clear control signal, designates a data-clear mode, and in a data-clear mode sets a source of one of said two drive MOS transistors in each of the memory cells associated with at least one of said columns to a high potential level, and a source of the other of said two drive MOS transistors to a low potential level on the basis of the data clear signal.
Claim 2
Dependent Claim
148 words
A semiconductor memory device comprising: a plurality of memory cells arranged in the form of a matrix constituted by a plurality of rows and columns, each memory including a flip-flop circuit constituted by two load elements and two drive MOS transistors connected respectively to said load elements, and two transfer gate transistors connected respectively to drains of said two MOS transistors; and potential level-setting means which receives a data clear signal and a clear control signal and, in accordance with the clear control signal, designates a data-clear mode, and in a data-clear mode sets a source of one of said two drive MOS transistors in each of the memory cells associated with at least one of said columns to a high potential level, and a source of the other of said two drive MOS transistors to a low potential level on the basis of the data clear signal.
Claim 3
Dependent Claim
67 words
The semiconductor memory device according to claim 1, in which said potential level-setting means sets, in a data clear mode, a source of one of said two drive MOS transistors in each of the memory cells associated with two or more of said columns, to a high potential level, and sets a source of the other of said two drive MOS transistors to a low potential level.
Claim 4
Dependent Claim
64 words
The semiconductor memory device according to claim 1, in which said potential level-setting means sets, in a data-clear mode, a source of one of said two drive MOS transistors in each of the memory cells associated with all of said columns, to a high potential level, and sets a source of the other of said two drive MOS transistors to a low potential level.
Claim 5
Dependent Claim
39 words
The semiconductor memory device according to claim 1, in which said potential level-setting means switches the potential level of the source of each of said two drive MOS transistors, according to a potential level of a clearing data signal.
Claim 6
Dependent Claim
114 words
The semiconductor memory device according to claim 1, in which said potential level-setting means comprises a first inverter, for receiving said clear control signal, a second inverter, for receiving said data clear signal, a first NOR gate, for receiving the output signals of said first and second inverters, an output terminal of the first NOR gate being connected to the source of one of said two drive MOS transistors in each memory cell, and a second NOR gate, for receiving the output signal of said first inverter and said data clear signal, an output terminal of the second NOR gate being connected to the source of the other of said two drive MOS transistors.
Claim 7
Dependent Claim
104 words
The semiconductor memory device according to claim 1, in which said potential level-setting means comprises an inverter for receiving said clear control signal, a first NOR gate, for receiving an output signal of said inverter and a power source signal, an output terminal of the first NOR gate being connected to the source of one of said two drive MOS transistors in each memory cell, and a second NOR gate, for receiving the output signal of said inverter and a reference signal, an output terminal of the second NOR gate being connected to the source of the other of said two drive MOS transistors.
References Cited (Backward Citations)
US4780847A
Cited
US4874686A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-31 | 1994-07-02 | 1995-01-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-31 | 1998-07-02 | 1999-01-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-31 | 2002-07-02 | 2003-01-01 | $7700.00 | Window Closed / Lapsed |