Patent US4980019A successfully refreshed from Google Patents.
US4980019A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Etch-back process for failure analysis of integrated circuits
Assignee: Intel Corp
•
Filing: 1989-07-28
•
Granted: 1990-12-25
•
Expires: 2009-07-28
Abstract
Abstract An apparatus and a method to inhibit sputtering of undesirable material on to a dielectric layer of an integrated circuit being etched. After exposing the integrated circuit within its package, the leads of the integrated circuit are electrically coupled together by a metallic foil. The metallic foil is wrapped about the package to also provide thermal coupling, however, the integrated circuit is left exposed. Then, the integrated circuit is placed onto an etch-resilient plate disposed atop a cathode electrode. An opening in the plate allows direct placement of the integrated circuit onto the cathode. An etch-resilient cover is placed above the plate opening and the integrated circuit, but the cover has an opening to expose the integrated circuit. During etching, the cover inhibits sputtering from the leads, preform and bond wires.
Inventors
- 👤 William Baerg
- 👤 Valluri R. M. Rao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:50
CPC Classifications
H; H01; H01J; H01J37/00; H01J37/32; H01J37/32431; H01J37/32623; H01J37/32633
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
172 words
A method for etching exposed dielectric layer portions of an integrated circuit device housed in an integrated circuit package having a plurality of terminals to expose an underlying metal layer, such that said device is placed in a reactive ion etcher having an anode electrode and a cathode electrode comprising the steps: removing the top of said package so as to expose said device; coupling together said plurality of terminals of said device using electrically conductive means; placing an etch-resistant plate on the surface of said cathode; placing said device onto said plate wherein said device is positioned such that said plurality of terminals are electrically coupled to said cathode electrode; placing a cover having a center opening over said package to cover portions of said package which are not to be etched and exposing said dielectric layer portions of said integrated circuit device which are to be etched; etching said exposed portions of said device in said reactive ion etcher, wherein said cover prohibits sputtering of undesirable material onto said device.
Claim 2
Independent Claim
172 words
A method for etching exposed dielectric layer portions of an integrated circuit device housed in an integrated circuit package having a plurality of terminals to expose an underlying metal layer, such that said device is placed in a reactive ion etcher having an anode electrode and a cathode electrode comprising the steps: removing the top of said package so as to expose said device; coupling together said plurality of terminals of said device using electrically conductive means; placing an etch-resistant plate on the surface of said cathode; placing said device onto said plate wherein said device is positioned such that said plurality of terminals are electrically coupled to said cathode electrode; placing a cover having a center opening over said package to cover portions of said package which are not to be etched and exposing said dielectric layer portions of said integrated circuit device which are to be etched; etching said exposed portions of said device in said reactive ion etcher, wherein said cover prohibits sputtering of undesirable material onto said device.
Claim 3
Dependent Claim
28 words
The method of claim 1 wherein said plate has an opening throughout and said integrated circuit device is placed in said opening to electrically contact said cathode electrode.
Claim 4
Dependent Claim
17 words
The method of claim 1 wherein said etching step comprises anisotropically etching said exposed dielectric layer portions.
Claim 5
Dependent Claim
50 words
The method of claim 3 wherein the step of coupling said plurality of terminals of said device further includes the step of wrapping said package in a metallic foil such that said device having said dielectric layer to be etched is exposed and said plurality of terminals are coupled together.
Claim 6
Dependent Claim
58 words
The method of claim 4 wherein said step of placing said etch-resistant plate includes the step of placing said etch-resistant plate comprised of either quartz or polycarbonate and having a center opening sized to accomodate said package such that said device is positioned in said opening and said plurality of terminals are electrically coupled to said cathode electrode.
Claim 7
Dependent Claim
44 words
The method of claim 4 wherein said etch-resistant plate comprises conductive vitreous graphite and said step of placing said etch-resistant plate includes the step of placing said etch-resistant plate such that said plurality of terminals of said device are electrically coupled to said cathode.
Claim 8
Independent Claim
200 words
A method for plasma etching exposed dielectric layer portions to expose an underlying metal layer in a failed integrated circuit device housed in an integrated circuit package having a plurality of terminals, in a reactive ion etches having an anode and a cathode comprising the steps: removing the top of said package so as to expose said device; wrapping said package in a metallic foil such that said device is exposed and said plurality of terminals are electrically coupled together; disposing an opening sized to accomodate said package in the center of of an etch-resistant plate; positioning said etch-resistant plate on the surface of said cathode; placing said device into said opening of said plate wherein said device with said plurality of terminals electrically coupled together is electrically coupled to said cathode; placing a cover having a center opening correspondingly sized to said device over said device wherein portions of said package which are not to be etched are covered and said dielectric layer portions of said device which are to be etched are exposed. etching said exposed dielectric layer portions of said device in said reactive ion etcher, wherein said cover prohibits sputtering of undesirable material onto said device.
Claim 9
Independent Claim
200 words
A method for plasma etching exposed dielectric layer portions to expose an underlying metal layer in a failed integrated circuit device housed in an integrated circuit package having a plurality of terminals, in a reactive ion etches having an anode and a cathode comprising the steps: removing the top of said package so as to expose said device; wrapping said package in a metallic foil such that said device is exposed and said plurality of terminals are electrically coupled together; disposing an opening sized to accomodate said package in the center of of an etch-resistant plate; positioning said etch-resistant plate on the surface of said cathode; placing said device into said opening of said plate wherein said device with said plurality of terminals electrically coupled together is electrically coupled to said cathode; placing a cover having a center opening correspondingly sized to said device over said device wherein portions of said package which are not to be etched are covered and said dielectric layer portions of said device which are to be etched are exposed. etching said exposed dielectric layer portions of said device in said reactive ion etcher, wherein said cover prohibits sputtering of undesirable material onto said device.
Claim 10
Dependent Claim
17 words
The method of claim 7 wherein said etching step comprises anistropically etching said exposed dielectric layer portions.
References Cited (Backward Citations)
US4376692A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-24 | 1994-06-25 | 1994-12-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-24 | 1998-06-25 | 1998-12-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-24 | 2002-06-25 | 2002-12-25 | $7700.00 | Window Closed / Lapsed |