← Back to Patent Explorer
US4979169A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for performing format conversion between bit streams

Assignee: EMC Corp
•
Filing: 1989-02-14
•
Granted: 1990-12-18
•
Expires: 2009-02-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Methods and apparatus are set forth that perform Format Conversion between bit streams which embed sub-rate circuit data according to different protocols. The invention (1) locates and extracts the sub-rate circuit data embedded, in an input serial bit stream, in accordance with a first predefined protocol (2) aligns the data in a buffer, and (3) creates an output bit stream in which the extracted circuit data is reformatted and inserted in accordance with a second predefined protocol. A programmable bit map driven format conversion module operates the data aligned in the aforementioned buffer. The conversion process is bidirectional and, in one embodiment of the invention, facilitates conversion between a single stage time division multiplexed data format and a two stage time division multiplexed format (e.g. X.50 and I.463) by utilizing the aforesaid bit map driven format conversion technique. More generally, the invention permits conversion between any two predefined protocols, permits great flexibility in network system configuration and permits multiple channels of different format or frame alignments to be converted simultaneously.

Inventors

  • 👤 Gary R. Almond
  • 👤 Daniel A. Nobile

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 11:55
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/16; H04J3/1605; H04J3/1623; H04J3/1635; G; G05; G05B; G05B2219/00; G05B2219/30; G05B2219/31; G05B2219/31174

Claims Analysis

Total Claims: 17
Claim 1
Independent Claim 145 words
Apparatus, for use in a digital communication system that carries data in a plurality of sub-rate data formats, for converting a first serial bit stream, with data embedded therein in accordance with a first predefined sub-rate data format, into a second bit stream, with data embedded therein in accordance with a second predefined sub-rate data format, comprising: (a) means for locating and extracting the sub-rate data, formatted in accordance with said first predefined sub-rate data format, embedded in said first serial bit stream; (b) means, coupled to said means for locating and extracting, for aligning and storing said extracted data; and (c) conversion means, coupled to said means for aligning and storing, for construction said second serial bit stream from the stored extracted data utilizing a bit map designed to organize said second serial bit stream in accordance with said second predefined sub-rate data format.
Claim 2
Dependent Claim 145 words
Apparatus, for use in a digital communication system that carries data in a plurality of sub-rate data formats, for converting a first serial bit stream, with data embedded therein in accordance with a first predefined sub-rate data format, into a second bit stream, with data embedded therein in accordance with a second predefined sub-rate data format, comprising: (a) means for locating and extracting the sub-rate data, formatted in accordance with said first predefined sub-rate data format, embedded in said first serial bit stream; (b) means, coupled to said means for locating and extracting, for aligning and storing said extracted data; and (c) conversion means, coupled to said means for aligning and storing, for construction said second serial bit stream from the stored extracted data utilizing a bit map designed to organize said second serial bit stream in accordance with said second predefined sub-rate data format.
Claim 3
Dependent Claim 35 words
Apparatus as set forth in claim 1 which may be used to convert between data formatted in a single stage time division multiplexed format and data formatted in a two stage time division multiplexed format.
Claim 4
Dependent Claim 46 words
Apparatus as set forth in claim 1 which may be used to convert sub-rate circuit data embedded in said first serial bit stream, formatted in accordance with CCITT X.50 recommendations, to a serial bit stream containing sub-rate circuit data formatted in accordance with CCITT I.463 recommendations.
Claim 5
Dependent Claim 46 words
Apparatus as set forth in claim 1 which may be used to convert sub-rate circuit data embedded in said first serial bit stream, formatted in accordance with CCITT I.463 recommendations, to a serial bit stream containing sub-rate circuit data formatted in accordance with CCITT X.50 recommendations.
Claim 6
Dependent Claim 19 words
Apparatus as set forth in claim 1 wherein multiple channels of different formats can be aligned and converted simultaneously.
Claim 7
Dependent Claim 20 words
Apparatus as set forth in claim 1 wherein said means for locating and extracting further comprises frame synchronization detection means.
Claim 8
Dependent Claim 20 words
Apparatus as set forth in claim 6 wherein said means for locating and extracting further comprises frame index generator means.
Claim 9
Dependent Claim 20 words
Apparatus as set forth in claim 6 wherein said means for locating and extracting further comprises circuit index generator means.
Claim 10
Dependent Claim 13 words
Apparatus as set forth in claim 1 wherein said conversion means is programmable.
Claim 11
Dependent Claim 210 words
Apparatus, in a digital communication system including a timer for providing frame synchronization and clock signals, for converting a first serial bit stream, with sub-rate circuit data formatted according to a first predetermined protocol embedded therein, into a second serial bit stream, with said sub-rate circuit data formatted in accordance with a second predetermined protocol embedded therein, comprising: (a) means, coupled to said timer, for generating a current address signal to indicate channel and frame number for the information being input by way of said first serial bit stream; (b) synchronization and index generation means, for detecting the starting postion of frames and multiframes in order to create an address offset into an aligned data memory used to collect and store sub-rate circuit information; (c) aligned data memory means coupled to said synchronization and index generator means, for aligning and storing sub-rate circuit data therein; (d) format conversion module means, including a predefined bit map driven by the aforesaid channel and frame number, for assembling a frame of reformatted sub-rate circuit information, reformatted according to said second predefined protocol, and for embedding said frame of reformatted information in said second bit stream; and (e) means for outputting said second serial bit stream with the reformatted sub-rate circuit data embedded therein.
Claim 12
Dependent Claim 210 words
Apparatus, in a digital communication system including a timer for providing frame synchronization and clock signals, for converting a first serial bit stream, with sub-rate circuit data formatted according to a first predetermined protocol embedded therein, into a second serial bit stream, with said sub-rate circuit data formatted in accordance with a second predetermined protocol embedded therein, comprising: (a) means, coupled to said timer, for generating a current address signal to indicate channel and frame number for the information being input by way of said first serial bit stream; (b) synchronization and index generation means, for detecting the starting postion of frames and multiframes in order to create an address offset into an aligned data memory used to collect and store sub-rate circuit information; (c) aligned data memory means coupled to said synchronization and index generator means, for aligning and storing sub-rate circuit data therein; (d) format conversion module means, including a predefined bit map driven by the aforesaid channel and frame number, for assembling a frame of reformatted sub-rate circuit information, reformatted according to said second predefined protocol, and for embedding said frame of reformatted information in said second bit stream; and (e) means for outputting said second serial bit stream with the reformatted sub-rate circuit data embedded therein.
Claim 13
Dependent Claim 21 words
Apparatus as set forth in claim 10 wherein said synchronization and index generator means includes means for generating a frame index.
Claim 14
Dependent Claim 21 words
Apparatus as set forth in claim 10 wherein said synchronization and index generator means includes means for generating a circuit index.
Claim 15
Dependent Claim 14 words
Apparatus as set forth in claim 10 wherein said format conversion module is programmable.
Claim 16
Independent Claim 134 words
A method, for use in a digital communication system that carries data in a plurality of sub-rate data formats, for converting a first serial bit stream, with data embedded therein in accordance with a first predefined sub-rate data format, into a second bit stream, with data embedded therein in accordance with a second predefined sub-rate data format, comprising the steps of: (a) locating the sub-rate data formatted in accordance with said predefined sub-rate data format, embedded in said first serial bit stream; (b) extracting the formatted sub-rate data so located and storing same in an aligned fashion in a storage means; and (c) constructing said serial bit stream from the stored aligned data utilizing a bit map designed to organize said second serial bit stream in accordance with said second predefined sub-rate data format.
Claim 17
Independent Claim 134 words
A method, for use in a digital communication system that carries data in a plurality of sub-rate data formats, for converting a first serial bit stream, with data embedded therein in accordance with a first predefined sub-rate data format, into a second bit stream, with data embedded therein in accordance with a second predefined sub-rate data format, comprising the steps of: (a) locating the sub-rate data formatted in accordance with said predefined sub-rate data format, embedded in said first serial bit stream; (b) extracting the formatted sub-rate data so located and storing same in an aligned fashion in a storage means; and (c) constructing said serial bit stream from the stored aligned data utilizing a bit map designed to organize said second serial bit stream in accordance with said second predefined sub-rate data format.

References Cited (Backward Citations)

US4276641A Cited
US4330856A Cited
US4595907A Cited
US4545052A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-12-17 1994-06-18 1994-12-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-12-17 1998-06-18 1998-12-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-12-17 2002-06-18 2002-12-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag