Patent US4979166A successfully refreshed from Google Patents.
US4979166A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiplexing apparatus
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-07-26
•
Granted: 1990-12-18
•
Expires: 2009-07-26
Abstract
Abstract A multiplexing apparatus is disclosed in which plural digital data are written into a memory and, stored in it. The data is read out in sequence by a clock to get a subsequent group of digital data. The memory is for storing digital data to be transferred from a certain high-speed circuit to another high-speed circuit and a control device exists for performing a writing and reading-out control of the digital data for the memory. The digital data, to be relayed from a prescribed high-speed circuit of plural high-speed circuits to another high-speed circuit is initially stored. A writing of the digital data of another high-speed circuit card is allowed from the memory means by the control device when this desired high-speed circuit card is being used. Further, when another high-speed circuit card is being used, a writing of the digital data of the prescribed high-speed circuit card is allowed, from the memory device through the control device to perform a high-speed relay of the digital data of plural high-speed circuits. This results in that even if the number of high-speed circuits are increased, the number of ICs are not changed and a relay of the high-speed digital data can be performed.
Inventors
- 👤 Yoshiko Yamada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 06:28
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/16; H04J3/1605; H04J3/1623; H04J3/1641
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
249 words
An apparatus for multiplexing a plurality of high and low speed circuits on a time share basis to allow for data transfer between the plural high and low speed circuits, the apparatus comprising: plural terminal cards for transmitting and receiving data at low speed, each connected to one of said plural low speed circuits, respectively; plural high-speed circuit cards, for transmitting and receiving data at high speed, each connected to one of said plural high speed circuits, respectively; memory means, operatively connected to each of said plural high-speed circuit cards, for storing data transmitted from at least one of said plural high-speed circuit cards to be subsequently output to a different of at least one of said plural high-speed circuit cards; timing control means, operatively connected to each of said plural terminal cards and each of said plural high-speed circuit cards, for converting the low speed of the data of said plural terminal cards, corresponding to addresses of said plural terminal cards, to addresses of said plural high-speed circuit cards and for controlling transmission of the speed converted data to said plural high-speed circuit cards to thereby provide multiplexing and timing control; and control means, operatively connected to said timing control means and said memory means, for inputting first and second control signals in conjunction with said timing control means, to control transmission of data to said memory means and outputting of data from said memory means, respectively, to thereby allow for data transfer between said plural high-speed circuits.
Claim 2
Independent Claim
249 words
An apparatus for multiplexing a plurality of high and low speed circuits on a time share basis to allow for data transfer between the plural high and low speed circuits, the apparatus comprising: plural terminal cards for transmitting and receiving data at low speed, each connected to one of said plural low speed circuits, respectively; plural high-speed circuit cards, for transmitting and receiving data at high speed, each connected to one of said plural high speed circuits, respectively; memory means, operatively connected to each of said plural high-speed circuit cards, for storing data transmitted from at least one of said plural high-speed circuit cards to be subsequently output to a different of at least one of said plural high-speed circuit cards; timing control means, operatively connected to each of said plural terminal cards and each of said plural high-speed circuit cards, for converting the low speed of the data of said plural terminal cards, corresponding to addresses of said plural terminal cards, to addresses of said plural high-speed circuit cards and for controlling transmission of the speed converted data to said plural high-speed circuit cards to thereby provide multiplexing and timing control; and control means, operatively connected to said timing control means and said memory means, for inputting first and second control signals in conjunction with said timing control means, to control transmission of data to said memory means and outputting of data from said memory means, respectively, to thereby allow for data transfer between said plural high-speed circuits.
Claim 3
Dependent Claim
13 words
The multiplexing apparatus wherein said memory means is a RAM (Random Access Memory).
Claim 4
Dependent Claim
13 words
The multiplexing apparatus wherein said memory means is a RAM (Random Access Memory).
Claim 5
Dependent Claim
22 words
The multiplexing apparatus wherein said memory means is a FIFO (First-In First-Out) memory and said control means is a FIFO address decoder.
Claim 6
Dependent Claim
22 words
The multiplexing apparatus wherein said memory means is a FIFO (First-In First-Out) memory and said control means is a FIFO address decoder.
Claim 7
Dependent Claim
57 words
The apparatus of claim 1, wherein said timing control means further comprises: timing memory means for storing addresses, one corresponding to each of said plural high-speed cards; and output selection means, operatively connected to said timing memory means, for sequentially outputting addresses from said timing memory means, to sequentially select each of said plural high-speed circuit cards.
Claim 8
Dependent Claim
120 words
The apparatus of claim 4, wherein said control means comprises: address decoder means, operatively connected to said timing control means, for receiving said output addresses and decoding which of said plural high-speed circuit cards has been selected; sequential address location means, operatively connected to said address decoder means, for sequentially outputting memory address locations corresponding to said selected plural high-speed circuit card; read and write selection means, operatively connected to said sequential address location means, for alternately inputting said first and second control signals to said memory means to control inputting of data to said sequentially output memory address locations of said memory means and outputting of data from said sequentially output memory address locations of said memory means, respectively.
Claim 9
Dependent Claim
73 words
The apparatus of claim 5, wherein said control means further comprises: address converting memory means, operatively connected to said sequential address location means and said read and write selection means, for sequentially receiving said output memory address locations from said sequential address location means and for sequentially outputting memory address locations, different from said output memory address locations but corresponding to said output memory address locations, to said read and write selection means.
Claim 10
Dependent Claim
26 words
The apparatus of claim 6, wherein said different memory address locations corresponding to said output memory address locations are preprogrammed into said address converting memory means.
Claim 11
Dependent Claim
14 words
The apparatus of claim 7, wherein said address converting memory means is a RAM.
Claim 12
Dependent Claim
14 words
The apparatus of claim 7, wherein said address converting memory means is a ROM.
Claim 13
Dependent Claim
73 words
The apparatus of claim 1, wherein said memory means is operatively connected to each of said plural high-speed circuit cards by means of an input bus to allow data to be transferred from at least one of said plural high-speed circuit cards into said memory means, and by means of an output bus to allow data to be transferred to at least one of said plural high-speed circuit cards from said memory means.
Claim 14
Dependent Claim
35 words
The apparatus of claim 1, further comprising: latch means, operatively connecting said memory means to said output bus, for storing data output from said memory means and for outputting said data to said output bus.
Claim 15
Independent Claim
259 words
An apparatus for multiplexing a plurality of high and low speed circuits on a time-share basis to allow for data transfer between the plural high and low speed circuits, the apparatus comprising: plural terminal cards, for transmitting and receiving data at low speed, each connected to one of said plural low speed circuits, respectively; plural high-speed circuit cards, for transmitting and receiving data at a high speed, each connected to one of said high speed circuits, respectively; FIFO memory means, operatively connected to each of said plural high-speed circuit cards, for storing data transmitted from at least one of said plural high-speed circuit cards to be subsequently output to a different of at least one of said plural high-speed circuit cards in a first-in first-out (FIFO) manner; timing control means, operatively connected to each of said plural terminal cards and plural high-speed circuit cards, for storing and subsequently outputting addresses corresponding to each of said plural terminal cards and plural high-speed circuit cards to control data transmission of said plural terminal cards and said plural high speed circuit cards; and memory control means, operatively connected to said timing control means and said FIFO memory means, for detecting said output address from said timing control means, for controlling outputting of stored data from said FIFO memory means to said high speed circuit cards corresponding to said detected output address, and for controlling inputting of data to said FIFO memory means for subsequent storage, from a different one of said high-speed circuit cards which does not correspond to said detected address.
Claim 16
Independent Claim
259 words
An apparatus for multiplexing a plurality of high and low speed circuits on a time-share basis to allow for data transfer between the plural high and low speed circuits, the apparatus comprising: plural terminal cards, for transmitting and receiving data at low speed, each connected to one of said plural low speed circuits, respectively; plural high-speed circuit cards, for transmitting and receiving data at a high speed, each connected to one of said high speed circuits, respectively; FIFO memory means, operatively connected to each of said plural high-speed circuit cards, for storing data transmitted from at least one of said plural high-speed circuit cards to be subsequently output to a different of at least one of said plural high-speed circuit cards in a first-in first-out (FIFO) manner; timing control means, operatively connected to each of said plural terminal cards and plural high-speed circuit cards, for storing and subsequently outputting addresses corresponding to each of said plural terminal cards and plural high-speed circuit cards to control data transmission of said plural terminal cards and said plural high speed circuit cards; and memory control means, operatively connected to said timing control means and said FIFO memory means, for detecting said output address from said timing control means, for controlling outputting of stored data from said FIFO memory means to said high speed circuit cards corresponding to said detected output address, and for controlling inputting of data to said FIFO memory means for subsequent storage, from a different one of said high-speed circuit cards which does not correspond to said detected address.
Claim 17
Dependent Claim
20 words
The apparatus of claim 12, wherein said FIFO memory means comprises a first FIFO memory and a second FIFO memory.
Claim 18
Dependent Claim
88 words
The apparatus of claim 13, wherein said memory control means outputs a first control signal to one of said first and second FIFO memories to control outputting of stored data from said one FIFO memory, and said memory control means simultaneously outputs a second control signal to the other one of said first and second FIFO memories to control inputting of data to said other FIFO memory, said first and second control signals being alternately output to said first and second FIFO memories in an alternating, sequential manner.
Claim 19
Dependent Claim
23 words
The apparatus of claim 12, wherein said FIFO memory means comprises: plural FIFO memories corresponding in number to said plural high-speed circuit cards.
Claim 20
Dependent Claim
73 words
The apparatus of claim 15, wherein said memory control means sequentially outputs a control signal to one of each of said plural FIFO memories to control inputting of data for subsequent storage to each one of said plural FIFO memories and simultaneously sequentially outputs a control signal to each of the other of said plural FIFO memories which are not receiving said first control signal, to prevent inputting and subsequent storage of data.
Claim 21
Dependent Claim
128 words
The apparatus of claim 16, wherein said memory control means comprises: address decoder reading means and for detecting said output address from said timing control means and for controlling outputting of stored data from a selected one of said plural FIFO memories, corresponding to said detected output address, to said high speed circuit card corresponding to said detected output address; and address decoder writing means for sequentially outputting a control signal to one of each of said plural FIFO memories to control inputting of data for subsequent storage to each one of said plural FIFO memories and simultaneously outputting a control signal to each of the other of said plural FIFO memories which are not receiving said first control signal, to prevent inputting and subsequent storage of data.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-17 | 1994-06-18 | 1994-12-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-17 | 1998-06-18 | 1998-12-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-17 | 2002-06-18 | 2002-12-18 | $7700.00 | Window Closed / Lapsed |