Patent US1892434A successfully refreshed from Google Patents.
Patent AT7273B successfully refreshed from Google Patents.
Patent US545992A successfully refreshed from Google Patents.
Patent US4978956A successfully refreshed from Google Patents.
US4978956A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for digital conversion and processing of analog inertial velocity or acceleration signals
Assignee: Airbus Defence and Space GmbH
•
Filing: 1989-02-03
•
Granted: 1990-12-18
•
Expires: 2009-02-03
Abstract
Abstract A circuit for converting analog velocity and acceleration signals into digital signals for further digital processing is disclosed. An integration stage using the register accumulation process replaces the charging capacitor used on analog systems and is much more accurate.
Inventors
- 👤 Alexander Berresheim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 10:28
CPC Classifications
G; G01; G01P; G01P7/00
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
194 words
Apparatus for the conversion of an analog inertial velocity or acceleration signal to a digital signal and the processing of the resultant digital signal, comprising: input means responsive to sensor means, the sensor means detecting forces acting upon a seismic mass, the means responsive to the sensor means generating an analog signal proportional to velocity or acceleration of the mass; amplifier means for receiving said analog signal and amplifying said signal; analog to digital converter means coupled to the amplifier means for converting said amplified analog signal to a digital signal; integration means comprising multiplier means and summing means, said integration means forming a product P by multiplying the digital signal from the analog to digital converter means by a constant and adding the product of a previous multiplication operation, the forming operation continuing continuously over the integration period; clock means for providing an integration period and sampling period to the integration means and the analog to digital converter means, respectively, and coupled respectively to the integration means and the analog to digital converter means; and matching means for matching the digital format of product P to the digital format desired for the output.
Claim 2
Dependent Claim
194 words
Apparatus for the conversion of an analog inertial velocity or acceleration signal to a digital signal and the processing of the resultant digital signal, comprising: input means responsive to sensor means, the sensor means detecting forces acting upon a seismic mass, the means responsive to the sensor means generating an analog signal proportional to velocity or acceleration of the mass; amplifier means for receiving said analog signal and amplifying said signal; analog to digital converter means coupled to the amplifier means for converting said amplified analog signal to a digital signal; integration means comprising multiplier means and summing means, said integration means forming a product P by multiplying the digital signal from the analog to digital converter means by a constant and adding the product of a previous multiplication operation, the forming operation continuing continuously over the integration period; clock means for providing an integration period and sampling period to the integration means and the analog to digital converter means, respectively, and coupled respectively to the integration means and the analog to digital converter means; and matching means for matching the digital format of product P to the digital format desired for the output.
Claim 3
Dependent Claim
39 words
The apparatus of claim 1, wherein the clock means comprises a frequency generator with a quartz oscillator and a frequency divider and the analog to digital converter means is coupled to a reference voltage means and the clock means.
Claim 4
Dependent Claim
24 words
The apparatus of claim 1, wherein the summing means contains a plurality of registers, allowing the sequential referencing of the bits of the product.
Claim 5
Dependent Claim
27 words
The apparatus of claim 3, wherein the multiplier means is loaded by means of pull-down resistors which resistors serve as a summing means and comprise a register.
Claim 6
Dependent Claim
33 words
The apparatus of claim 1, wherein the matching means contains a switch means which allows directing the product P to either further digital processing means or to a digital to analog converter means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-17 | 1994-06-18 | 1994-12-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-17 | 1998-06-18 | 1998-12-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-17 | 2002-06-18 | 2002-12-18 | $7700.00 | Window Closed / Lapsed |