Patent US4972161A successfully refreshed from Google Patents.
US4972161A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock recovery for serial data communications system
Assignee: Enterasys Networks Inc
•
Filing: 1989-06-28
•
Granted: 1990-11-20
•
Expires: 2009-06-28
Abstract
Abstract In a serial data communications system, an embedded clock is recovered from a data signal by incrementally controlling the frequency (thus phase) of a voltage-controlled oscillator in response to the difference in phase between the incoming data signal and the clock oscillator output. A transition of the data signal is detected and used to initiate a control pulse which is terminated upon the next transition in the clock oscillator output. A reference pulse is also generated which has a width about equal to a half cycle of the clock. These pulses are used to generate the voltage control for the oscillator, so that the phase relationship varies to see an equilibrium where the pulses are of equal width and the transitions of the clock are at midpoint of potential transitions of the data signal. The control can tolerate relatively long periods where there is no transition of the data signal. The control circuitry includes a counter for counting transitions of the clock to inhibit another detect operation from starting until three transitions after one has begun.
Inventors
- 👤 David C. Davies
- 👤 Donald G. Vonada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:56
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
138 words
A method for recovering a clock from a serial data signal, comprising the steps of: (a) generating a phase-controllable clock signal having two types of transitions including zero-to-one-level transitions and one-to-zero-level transitions; (b) detecting either one of an up or down transition of said data signal and initiating a control pulse in response thereto, then inhibiting detection of transitions of said data signal for a plurality of transitions of said clock signal following said up or down transition of said data signal; (c) detecting the next transition of said clock signal of only one of said two types and terminating said control pulse in response thereto; and (d) varying said clock signal in response to the width of said control pulse to thereby bring said clock signal into a selected phase relationship to transitions of said data signal.
Claim 2
Independent Claim
138 words
A method for recovering a clock from a serial data signal, comprising the steps of: (a) generating a phase-controllable clock signal having two types of transitions including zero-to-one-level transitions and one-to-zero-level transitions; (b) detecting either one of an up or down transition of said data signal and initiating a control pulse in response thereto, then inhibiting detection of transitions of said data signal for a plurality of transitions of said clock signal following said up or down transition of said data signal; (c) detecting the next transition of said clock signal of only one of said two types and terminating said control pulse in response thereto; and (d) varying said clock signal in response to the width of said control pulse to thereby bring said clock signal into a selected phase relationship to transitions of said data signal.
Claim 3
Dependent Claim
51 words
A method according to claim 1 including the step of generating a reference pulse starting at said next transition of said clock signal and terminating at the following transition of said clock signal of the other of said two types, said step of varying being in reference to said reference pulse.
Claim 4
Dependent Claim
24 words
A method according to claim 2 including the step of integrating control pulses and reference pulses over number of transitions of said data signal.
Claim 5
Dependent Claim
45 words
A method according to claim 3 wherein said step of integrating includes applying said pulses to a voltage-controlled current source and applying the output of said current source to a passive filter, the output of said passive filter being used to vary said clock signal.
Claim 6
Independent Claim
109 words
A method for recovering a clock from a serial data signal, comprising the steps of: (a) generating a phase-controllable clock signal; (b) detecting a transition of said data signal and initiating a control pulse in response thereto; (c) detecting a transition of said clock signal and terminating said control pulse in response thereto; (d) varying said clock signal in response to the width of said control pulse to thereby bring said clock signal into a selected phase relationship to transitions of said data signal; and (e) counting transitions of said clock signal after said transition of said data signal and inhibiting said detecting until a selected number is counted.
Claim 7
Independent Claim
109 words
A method for recovering a clock from a serial data signal, comprising the steps of: (a) generating a phase-controllable clock signal; (b) detecting a transition of said data signal and initiating a control pulse in response thereto; (c) detecting a transition of said clock signal and terminating said control pulse in response thereto; (d) varying said clock signal in response to the width of said control pulse to thereby bring said clock signal into a selected phase relationship to transitions of said data signal; and (e) counting transitions of said clock signal after said transition of said data signal and inhibiting said detecting until a selected number is counted.
Claim 8
Dependent Claim
38 words
A method according to claim 1 wherein said data signal is an NRZI two-level signal and wherein said data signal may contain periods of no transitions during the period of a plurality of transitions of said clock output.
Claim 9
Dependent Claim
130 words
Apparatus for recovering a clock from a serial data signal having a basic transition rate but having missing transitions, comprising: (a) a controllable clock oscillator producing a clock output having nominally the same transition rate as said basic transition rate of said data signal; (b) means for detecting either one of a rising or falling transition of said data signal and initiating a control pulse in response thereto; (c) means for detecting a transition of said clock output following said rising or falling transition of said data signal and terminating said control pulse in response thereto; and (d) said clock oscillator including means for varying said clock output in response to said control pulse to thereby bring said clock output into a fixed relationship to transitions of said data signal.
Claim 10
Dependent Claim
130 words
Apparatus for recovering a clock from a serial data signal having a basic transition rate but having missing transitions, comprising: (a) a controllable clock oscillator producing a clock output having nominally the same transition rate as said basic transition rate of said data signal; (b) means for detecting either one of a rising or falling transition of said data signal and initiating a control pulse in response thereto; (c) means for detecting a transition of said clock output following said rising or falling transition of said data signal and terminating said control pulse in response thereto; and (d) said clock oscillator including means for varying said clock output in response to said control pulse to thereby bring said clock output into a fixed relationship to transitions of said data signal.
Claim 11
Dependent Claim
40 words
Apparatus according to claim 7 including means for generating a reference pulse starting at said transition of said clock output and terminating at the next transition of said clock output, said reference pulse being applied to said means for varying.
Claim 12
Dependent Claim
23 words
Apparatus according to claim 7 including means for integrating control pulses and reference pulses over a number of transitions of said data signal.
Claim 13
Dependent Claim
47 words
Apparatus according to claim 9 wherein said means for integrating includes means for applying said pulses to a voltage-controlled current source and means for applying the output of said current source to a passive filter, the output of said passive filter being connected to said clock oscillator.
Claim 14
Dependent Claim
119 words
Apparatus for recovering a clock from a serial data signal, comprising: (a) a controllable clock oscillator producing a clock output; (b) means for detecting a transition of said data signal and initiating a control pulse in response thereto; (c) means for detecting a transition of said clock output and terminating said control pulse in response thereto; (d) said clock oscillator including means for varying said clock output in response to said control pulse to thereby bring said clock output into a fixed relationship to transitions of said data signal; and (e) means for counting transitions of said clock output after said transition of said data signal and for inhibiting said means for detecting until a selected number is counted.
Claim 15
Dependent Claim
119 words
Apparatus for recovering a clock from a serial data signal, comprising: (a) a controllable clock oscillator producing a clock output; (b) means for detecting a transition of said data signal and initiating a control pulse in response thereto; (c) means for detecting a transition of said clock output and terminating said control pulse in response thereto; (d) said clock oscillator including means for varying said clock output in response to said control pulse to thereby bring said clock output into a fixed relationship to transitions of said data signal; and (e) means for counting transitions of said clock output after said transition of said data signal and for inhibiting said means for detecting until a selected number is counted.
Claim 16
Dependent Claim
14 words
Apparatus according to claim 7 wherein said data signal is an NRZI two-level signal.
Claim 17
Dependent Claim
27 words
Apparatus according to claim 10 wherein said data signal may contain periods of no transitions during the period of a plurality of transitions of said clock output.
Claim 18
Independent Claim
120 words
A method of controlling the phase of a voltage-controlled oscillator producing a clock signal of a given period, in response to a data signal having a period nominally the same as said given period but having missing transitions in some transition-positions, comprising the steps of: (a) beginning a first control pulse upon either one of a rising or falling transition of said data signal; (b) ending said first control pulse and beginning a second control pulse upon a transition of said clock signal; (c) ending said second control pulse in response to the next transition of said clock signal; and (d) controlling the frequency of said oscillator in response to the relative widths of said first and second control pulses.
Claim 19
Independent Claim
120 words
A method of controlling the phase of a voltage-controlled oscillator producing a clock signal of a given period, in response to a data signal having a period nominally the same as said given period but having missing transitions in some transition-positions, comprising the steps of: (a) beginning a first control pulse upon either one of a rising or falling transition of said data signal; (b) ending said first control pulse and beginning a second control pulse upon a transition of said clock signal; (c) ending said second control pulse in response to the next transition of said clock signal; and (d) controlling the frequency of said oscillator in response to the relative widths of said first and second control pulses.
Claim 20
Independent Claim
120 words
A method of controlling the phase of a voltage-controlled oscillator producing a clock signal, in response to a data signal, comprising the steps of; (a) beginning a first control pulse upon a transition of said data signal; (b) ending said first control pulse and beginning a second control pulse upon a transition of said clock signal; (c) ending said second control pulse in response to the next transition of said clock signal; (d) controlling the frequency of said oscillator in response to the relative widths of said first and second control pulses; and (e) counting a selected number of said transitions of said clock signal after the beginning of said first control pulse before beginning another said first control pulse.
Claim 21
Independent Claim
120 words
A method of controlling the phase of a voltage-controlled oscillator producing a clock signal, in response to a data signal, comprising the steps of; (a) beginning a first control pulse upon a transition of said data signal; (b) ending said first control pulse and beginning a second control pulse upon a transition of said clock signal; (c) ending said second control pulse in response to the next transition of said clock signal; (d) controlling the frequency of said oscillator in response to the relative widths of said first and second control pulses; and (e) counting a selected number of said transitions of said clock signal after the beginning of said first control pulse before beginning another said first control pulse.
Claim 22
Dependent Claim
25 words
A method according to claim 14 wherein said voltage-controlled oscillator seeks an equilibrium in which said first and second control pulses are equal in width.
Claim 23
Dependent Claim
27 words
A method according to claim 14 wherein said data signal includes periods of time with no transitions exceeding the time of two transitions of said clock signal.
Claim 24
Dependent Claim
49 words
A method according to claim 1 wherein said data signal includes periods of time with a transition for every transition of said clock signal, and other periods of time with no transitions, at least some of said other periods exceeding the time for two transitions of said clock signal.
Claim 25
Dependent Claim
48 words
Apparatus according to claim 7 wherein said data signal includes periods of time with a transition for every transition of said clock signal, and other periods of time with no transitions, at least some of said other periods exceeding the time for two transitions of said clock signal.
Claim 26
Independent Claim
109 words
A method for recovering a clock from a serial data signal having a given clock period where transitions may occur but need not occur, comprising the steps of: (a) generating a phase-controllable clock signal having the same period as said given clock period; (b) detecting either one of a rising or falling transition of said data signal and initiating a control pulse in response thereto; (c) detecting a transition of said clock signal and terminating said control pulse in response thereto; and (d) varying said clock signal in response to said control pulse to bring said clock signal into a selected phase relationship to transitions of said data signal.
Claim 27
Independent Claim
109 words
A method for recovering a clock from a serial data signal having a given clock period where transitions may occur but need not occur, comprising the steps of: (a) generating a phase-controllable clock signal having the same period as said given clock period; (b) detecting either one of a rising or falling transition of said data signal and initiating a control pulse in response thereto; (c) detecting a transition of said clock signal and terminating said control pulse in response thereto; and (d) varying said clock signal in response to said control pulse to bring said clock signal into a selected phase relationship to transitions of said data signal.
Claim 28
Dependent Claim
43 words
A method according to claim 20 including the step of generating a reference pulse starting at said transition of said clock signal and terminating at the next transition of said clock signal, said step of varying being in reference to said reference pulse.
Claim 29
Dependent Claim
25 words
A method according to claim 21 including the step of integrating control pulses and reference pulses over a number of transitions of said data signal.
Claim 30
Dependent Claim
45 words
A method according to claim 22 wherein said step of integrating includes applying said pulses to a voltage-controlled current source and applying the output of said current source to a passive filter, the output of said passive filter being used to vary said clock signal.
Claim 31
Dependent Claim
33 words
A method according to claim 20 including the steps of counting transitions of said clock signal after said transition of said data signal and inhibiting said detecting until a selected number is counted.
Claim 32
Dependent Claim
38 words
A method according to claim 20 wherein said data signal is an NRZI two-level signal and wherein said data signal may contain periods of no transitions during the period of a plurality of transitions of said clock signal.
References Cited (Backward Citations)
US3813604A
Cited
US4080576A
Cited
US4450572A
Cited
US4450572B1
Cited
US4535459A
Cited
US4774480A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-11-19 | 1994-05-21 | 1994-11-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-11-19 | 1998-05-21 | 1998-11-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-11-19 | 2002-05-21 | 2002-11-20 | $7700.00 | Window Closed / Lapsed |