Patent US4970727A successfully refreshed from Google Patents.
US4970727A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit having multiple self-test functions and operating method therefor
Assignee: Mitsubishi Electric Corp
•
Filing: 1988-10-27
•
Granted: 1990-11-13
•
Expires: 2008-10-27
Abstract
Abstract In a semiconductor integrated circuit such as a semiconductor memory device capable of operating in a special mode in addition to a standard operation mode, a high voltage detection circuit 10 detects a high voltage applied to one of control signal input terminals CS and outputs a detection signal HV to a special mode circuit 14. The special mode circuit 14 outputs a switch signal CO to a switching circuit 11 in response to the detection signal HV. The switching circuit 11 connects an input/output buffer 7 to a latch circuit 12 in response to the switch signal CO. A special mode code MC is applied to input/output terminals DT and transmitted to the latch circuit 12 through the switching circuit 11. A special mode decoder 13 decodes the special mode code MC which has been latched by the latch circuit 12 and outputs a signal for specifying the special mode to a control circuit 8. Operation in the special mode specified by the control circuit 8 is executed. By detecting a confirmation signal CS applied to one of the control signal input terminals CS during the execution of the special mode, the special mode code MC which has been already latched by the latch circuit 12 can be outputted from the input/output terminals DT.
Inventors
- 👤 Yoshikazu Miyawaki
- 👤 Masanori Hayashikoshi
- 👤 Takeshi Nakayama
- 👤 Kazuo Kobayashi
- 👤 Yasushi Terada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:07
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/46; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31701
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
209 words
An integrated circuit to be tested comprising: an input/output means for inputting and outputting data and a special code to specify any of a plurality of special modes for testing said integrated circuit to be tested; a control input means for receiving a control signal, a special signal and a confirmation signal; detecting means connected to said control input means for detecting said special signal and said confirmation signal applied to said control input means and generating a first detection signal and a second detection signal; switching means connected to said input/output means latching means connected to said switching means for latching the special code from said input/output means through said switching means, said switching means electrically connecting said input/output means to said latching means in response to the first or the second detection signal; decoder means connected to said latching means for decoding the special code latched by said latching means and specifying one of said special modes; and controlling means for executing the special mode specified by said decoder means, wherein said input/output means receives the special code latched by said latching means in response to the second detection signal through said switching means and outputs the same to external data lines coupled to said input/output means.
Claim 2
Dependent Claim
209 words
An integrated circuit to be tested comprising: an input/output means for inputting and outputting data and a special code to specify any of a plurality of special modes for testing said integrated circuit to be tested; a control input means for receiving a control signal, a special signal and a confirmation signal; detecting means connected to said control input means for detecting said special signal and said confirmation signal applied to said control input means and generating a first detection signal and a second detection signal; switching means connected to said input/output means latching means connected to said switching means for latching the special code from said input/output means through said switching means, said switching means electrically connecting said input/output means to said latching means in response to the first or the second detection signal; decoder means connected to said latching means for decoding the special code latched by said latching means and specifying one of said special modes; and controlling means for executing the special mode specified by said decoder means, wherein said input/output means receives the special code latched by said latching means in response to the second detection signal through said switching means and outputs the same to external data lines coupled to said input/output means.
Claim 3
Dependent Claim
26 words
An integrated circuit in accordance with claim 1, wherein said special signal includes a high voltage signal and said detecting means comprises high voltage detecting means.
Claim 4
Dependent Claim
39 words
An integrated circuit in accordance with claim 1, wherein said circuit to be tested comprises a semiconductor memory device and said control input means comprises an address signal input and a control signal input of said semiconductor memory device.
Claim 5
Independent Claim
265 words
A method for operating an integrated circuit, said integrated circuit to be tested comprising: an input/output means for inputting an outputting data and a special code to specify any of a plurality of special modes for testing said integrated circuit to be tested; a control input means for receiving a control signal, a special signal and a confirmation signal; detecting means connected to said control input means for detecting said special signal and said confirmation signal applied to said control input means and generating a first detection signal and a second detection signal; switching means connected to said input/output; latching means connected to said switching means for latching the special code from said input/output means through said switching means, said switching means electrically connecting said input/output means to said latching means in response to the first or the second detection signal; decoder means connected to said latching means for decoding the special code latched by said latching means and specifying one of said special modes; and controlling means for executing the special mode specified by said decoder means, wherein said input/output means receives the special code latched by said latching means in response to the second detection signal through said switching means and outputs the same to external data lines, said method comprising: a step of applying a special signal to said detecting means through said control input means; a step of applying a confirmation signal to said detecting means through said control input means; and a step of confirming the special code latched by said latching means at the outside through said input/output means.
Claim 6
Independent Claim
265 words
A method for operating an integrated circuit, said integrated circuit to be tested comprising: an input/output means for inputting an outputting data and a special code to specify any of a plurality of special modes for testing said integrated circuit to be tested; a control input means for receiving a control signal, a special signal and a confirmation signal; detecting means connected to said control input means for detecting said special signal and said confirmation signal applied to said control input means and generating a first detection signal and a second detection signal; switching means connected to said input/output; latching means connected to said switching means for latching the special code from said input/output means through said switching means, said switching means electrically connecting said input/output means to said latching means in response to the first or the second detection signal; decoder means connected to said latching means for decoding the special code latched by said latching means and specifying one of said special modes; and controlling means for executing the special mode specified by said decoder means, wherein said input/output means receives the special code latched by said latching means in response to the second detection signal through said switching means and outputs the same to external data lines, said method comprising: a step of applying a special signal to said detecting means through said control input means; a step of applying a confirmation signal to said detecting means through said control input means; and a step of confirming the special code latched by said latching means at the outside through said input/output means.
Claim 7
Dependent Claim
16 words
A method in accordance with claim 4, wherein said integrated circuit comprises a semiconductor memory device.
Claim 8
Dependent Claim
27 words
A method in accordance with claim 5, wherein said control input means comprises an address signal input and a control signal input of said semiconductor memory device.
Claim 9
Dependent Claim
25 words
A method in accordance with claim 4, wherein said special signal is a high voltage signal and said detecting means comprises high voltage detecting means.
Claim 10
Dependent Claim
228 words
A semiconductor memory device comprising: a memory array including a plurality of memory cells and means for addressing said plurality of memory cells in said memory array; an input/output buffer coupled to a plurality of external data lines and a plurality of control input lines; a detection circuit coupled to at least one of said control input lines, wherein said detection circuit detects the presence of a special signal and a confirmation signal applied to said control lines and respectively generates a first detection signal and a second detection signal; a switching circuit coupled to said input/output buffer and a latching circuit, wherein said switching circuit electrically connects said input/output buffer to said latching circuit in response to at least one of said first and second detection signals generated by said detection circuit to thereby latch a special code supplied to said input/output buffer via said external data lines; a decoder circuit coupled to said latching circuit and a control circuit coupled to said decoder circuit, wherein said decoder circuit decodes the special code latched by said latching circuit and said control means is responsive to the output of said decoder circuit to execute a special mode specified by said special code; and wherein said input/output buffer transfers said special code to said external data lines in response to said second detecting signal generated by said detecting circuit.
Claim 11
Dependent Claim
228 words
A semiconductor memory device comprising: a memory array including a plurality of memory cells and means for addressing said plurality of memory cells in said memory array; an input/output buffer coupled to a plurality of external data lines and a plurality of control input lines; a detection circuit coupled to at least one of said control input lines, wherein said detection circuit detects the presence of a special signal and a confirmation signal applied to said control lines and respectively generates a first detection signal and a second detection signal; a switching circuit coupled to said input/output buffer and a latching circuit, wherein said switching circuit electrically connects said input/output buffer to said latching circuit in response to at least one of said first and second detection signals generated by said detection circuit to thereby latch a special code supplied to said input/output buffer via said external data lines; a decoder circuit coupled to said latching circuit and a control circuit coupled to said decoder circuit, wherein said decoder circuit decodes the special code latched by said latching circuit and said control means is responsive to the output of said decoder circuit to execute a special mode specified by said special code; and wherein said input/output buffer transfers said special code to said external data lines in response to said second detecting signal generated by said detecting circuit.
References Cited (Backward Citations)
US3655959A
Cited
JPS5965444A
Cited
US4622668A
Cited
US4654849A
Cited
US4654849B1
Cited
US4841233A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-11-12 | 1994-05-14 | 1994-11-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-11-12 | 1998-05-14 | 1998-11-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-11-12 | 2002-05-14 | 2002-11-13 | $7700.00 | Window Closed / Lapsed |