← Back to Patent Explorer
US4968987A Expired / Lapsed US ⏱️ 0.0 years remaining

Delta-sigma modulation analog to digital converter

Assignee: Toshiba Corp
•
Filing: 1989-05-05
•
Granted: 1990-11-06
•
Expires: 2009-05-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal. The converter includes a clock generator for generating a very high frequency clock signal, a dither signal generator responsive to the clock signal generator for generating a dither signal which is synchronized with the clock signal, an adder coupled to the dither signal generator for combining the analog input signal and the dither signal, a delta-sigma modulation type quantizer coupled to the adder for quantizing the analog input signal and the dither signal in response to the clock signal and a data decimation circuit responsive to the clock signal and coupled to the delta-sigma modulation type quantizer for decimation prescribed quantization data from the quantized signal and producing a digital signal corresponding to the analog input signal.

Inventors

  • 👤 Hideyuki Naka
  • 👤 Kazuo Konishi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 13:39
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M3/00; H03M3/30; H03M3/322; H03M3/324; H03M3/326; H03M3/328; H03M3/458

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 139 words
A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal comprising: clock generator means for generating a clock signal; dither signal generator means, responsive to the clock signal generator means, for generating a dither signal synchronized with the clock signal; adder means, coupled to the dither signal generator means, for combining the analog input signal and the dither signal, and outputting a combined signal; delta-sigma modulation type quantization means, coupled to the adder means, for quantizing the combined signal in response to the clock signal, and outputting a quantized combined signal; and decimation circuit means, responsive to the clock signal and coupled to the delta-sigma modulation type quantization means, for substantially eliminating the dither signal from the quantized combined signal and producing a digital signal corresponding to the analog input signal.
Claim 2
Dependent Claim 139 words
A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal comprising: clock generator means for generating a clock signal; dither signal generator means, responsive to the clock signal generator means, for generating a dither signal synchronized with the clock signal; adder means, coupled to the dither signal generator means, for combining the analog input signal and the dither signal, and outputting a combined signal; delta-sigma modulation type quantization means, coupled to the adder means, for quantizing the combined signal in response to the clock signal, and outputting a quantized combined signal; and decimation circuit means, responsive to the clock signal and coupled to the delta-sigma modulation type quantization means, for substantially eliminating the dither signal from the quantized combined signal and producing a digital signal corresponding to the analog input signal.
Claim 3
Dependent Claim 31 words
The converter of claim 1 wherein the dither signal generator means includes means for generating a frequency of the dither signal which is related to the frequency of the clock signal.
Claim 4
Dependent Claim 14 words
The converter of claim 2 wherein the frequency generating means includes a multiplier circuit.
Claim 5
Dependent Claim 16 words
The converter of claim 2 wherein the dither signal generator means includes a sinusoidal wave generator.
Claim 6
Dependent Claim 16 words
The converter of claim 2 wherein the dither signal generator means includes a rectangular wave generator.
Claim 7
Dependent Claim 16 words
The converter of claim 2 wherein the dither signal generator means includes a triangular wave generator.
Claim 8
Dependent Claim 28 words
The converter of claim 1 wherein the dither signal generator means includes means for synchronizing the phase of the dither signal with the phase of the clock signal.
Claim 9
Dependent Claim 122 words
A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal comprising: clock generator means for generating a clock signal; dither signal generator means, responsive to the clock signal generator means, for generating a dither signal synchronized with the clock signal; delta-sigma modulation type quantization means for quantizing the analog input signal and the dither signal in response to the clock signal; and decimation circuit means, responsive to the clock signal and coupled to the delta-sigma modulation type quantization means, for eliminating the quantized dither signal from the quantized analog signal and the quantized dither signal output from the delta-sigma modulation type quantization means and producing a digital signal corresponding to the analog input signal.
Claim 10
Dependent Claim 122 words
A delta-sigma modulation analog to digital converter for converting an analog input signal to a digital output signal comprising: clock generator means for generating a clock signal; dither signal generator means, responsive to the clock signal generator means, for generating a dither signal synchronized with the clock signal; delta-sigma modulation type quantization means for quantizing the analog input signal and the dither signal in response to the clock signal; and decimation circuit means, responsive to the clock signal and coupled to the delta-sigma modulation type quantization means, for eliminating the quantized dither signal from the quantized analog signal and the quantized dither signal output from the delta-sigma modulation type quantization means and producing a digital signal corresponding to the analog input signal.

References Cited (Backward Citations)

US4509037A Cited
US4746899A Cited
US4851841A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-11-05 1994-05-07 1994-11-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-11-05 1998-05-07 1998-11-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-11-05 2002-05-07 2002-11-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag